

International Engineering Consortium

Euro DesignCon 2005

October 24-27, 2005
Munich, Germany

Volume 1 of 2

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60423-625-5

TABLE OF CONTENTS

Volume 1

TecForums

TF-MA1: Process/Design Learning from Production Test	1
Bernd Koenemann , Chief Scientist, Mentor Graphics Corporation	
David Abercrombie , Design for Manufacturing Program Manager, Mentor Graphics	
TF-MA2: Low-Power Design Techniques for SoC and Microprocessors: An Industry Perspective	N/A
Subhomoy Chattopadhyay , Technical Lead Engineer, Intel Corporation	
Rakesh Patel , Component Design Engineer, Intel Corporation	
TF-MA3: Advances in Time and Frequency Domain Measurements, Modeling, and Signal-Integrity Analysis of Gigabit Interconnects	13
Dima Smolyansky , Tektronix	
TF-MP1: Using SystemVerilog Assertions in an AMBA 3.0 (AXI) System Design Environment	N/A
Joerg Schimetzek , Senior Consultant, Doulos	
Jens Stapelfeldt , Business Manager, Central Europe, Doulos	
Martin Zeller , sci-worx GmbH	
TF-MP2: C/C++ Design Flow: From a C/C++ Reference to Silicon	89
Martin Speitel , Group Manager, Fraunhofer IIS	
Martin Meindl , Senior Technical Manager, Co Ware	
Jean-Marie Saint-Paul , European Product Specialist ESL, Mentor Graphics	
TF-MP3: Recent Developments in Signal-Integrity Measurements and Analysis	134
Mike Peng Li , Chief Technology Officer, Wavecrest	
TF-THA1: Practical Guidance in Achieving Design Portability	224
Doug Amos , Director, European Business Development, Synplicity	
Javier Orensanz , ARM	
Tim Daniels , Manager, Technical Product Marketing, LSI Logic, Europe	
TF-THA2: Discussing the Limitations and Accuracies of Time and Frequency Domain Analysis of Physical-Layer Devices	348
Robert Schaefer , Lead Signal-Integrity Engineer, Agilent Technologies	

TecPreview

TP-TA3: Addressing DSM Design Risks with Mask-less Structured ASICs	399
Peter Woo , eASIC Corporation	
Calin Monor , eASIC Corporation	

Track 1 | Application Specific Solutions

1-TA1: Challenges in Power PC440-FS Soft Core Development: Timing Perspective.....	412
Ken Umino , Staff Design Consultant, Synopsys Inc.	
Kaijian Shi , Principal Consultant, Synopsys, Inc.	
Terry Biggs , Hewlett Packard	

1-TA2: Galvanic Isolation Using Capacitive Coupling: CMOS-Technology Allows 100 Mbps and High Integration	424
Frank Dehmelt, FAE, Texas Instruments	

1-TA3: Alternator Control IC: A High-Integration System IC with High-Power Capability and Serial Interface in an Automotive Environment	437
Martin Kaltenegger, Infineon Technologies, Austria	

1-TP1: Design and Thermal Management of Power Distribution Units for Automotive Applications	450
Stefan Masak, Supervisor, FEM Group, Tyco Electronics AMP GmbH	
Andre Dressel, Development Engineer, Tyco Electronics AMP GmbH	

Track 2 | Chip-Level Physical Design and Verification

2-TP2: Static Timing Analysis in Ultra Deep Micron Technologies	475
Anthony Sanders, Principal Engineer, Infineon Technologies	
Birgit Sanders, Staff Engineer, Infineon Technologies	

2-WA1: Physical Optimization Algorithms for Timing Closure	493
Peter Suaris, Chief Scientist, Mentor Graphics	
Dr. Nan-Chi Chou, Engineering Development Director, Mentor Graphics	

2-WA2: A Flexible and Adaptive Pipelining Concept for Low Latency Interconnects	502
Markus Bühler, Methodology Engineer, IBM	

2-WA3: Addressing Design for Manufacturability (DFM) Issues in Nanometer Designs and Beyond	518
Ganesan Nagasubramanian, Project Manager, Infineon Technologies	
Balamurugan Selvaraj, Infineon Technologies	
Manoj Sundareswaran, Senior Design Engineer, Infineon Technologies	
Arun Venkatesan, Design Engineer, Infineon Technologies	
Jagadeesh Kotturashettar, Senior Design Engineer, Infineon Technologies	
Murali Sundaram, Design Engineer, Infineon Technologies	

2-WP1: Modeling Complex Silicon Effects in Nanometer Designs	528
Carey Robertson, Product Development Manager, Mentor Graphics	

2-WP2: EDA Platform: Buzzword or True Technological Benefit?	542
John Ferguson, Product-Development Manager, Mentor Graphics	

Volume 2

Track 3 | IC System-Level Design

3-TA1: Evaluation of Temporal-Spatial Voltage Scaling for Processor-Like Reconfigurable Architectures	555
Thomas Schweizer, Research Assistant, University of Tübingen	
Wolfgang Rosenstiel, Professor, University of Tübingen	
Julio Oliveira Filho, Research Assistant, University of Tübingen	
Tobias Oppold, Research Assistant, University of Tübingen	
Dr. Tommy Kuhn, Research Assistant, University of Tübingen	

3-TA2: Raising the Level of Abstraction for Design and Verification: SystemC and SystemVerilog in a Multilanguage Environment	568
Victor Berman, Group Director of Language Standards, Cadence Design Systems	

3-TA3: Build and Verify Sophisticated System-on-Chip Designs in Minutes by Leveraging the Power of SPIRIT Format	579
Alexander Hahn, Mentor Graphics	

3-WA1: Full Chip Simulation Enables Pre-Silicon Software Development	586
Michael Rohleder , Technical Staff Engineer, Freescale Semiconductor	
Manfred Thanner , Systems Staff Engineer, Freescale Semiconductor	
Stephan Mueller , Senior Staff Field Application Engineer, Freescale Semiconductor	
Dr. Andreas Kirschbaum , Manager, Series Development Microcontroller, Continental Teves AG	
3-WA2: DSP Synthesis: A Breakthrough for System-Level FPGA Designers	601
Dirk Seynhaeve , Director of CAE, DSP, Synplicity	
Pierluigi Io Muzio , European DSP Specialist, Synplicity Deutschland GmbH	
3-WA3: A Novel Technique for VCO Design Having Multiple Tuning Ranges with Inbuilt Digital Controller	613
Madan Vemula , Analog Design Engineer, Wipro Technologies	
3-WP1: Improving the IP Evaluation Process.....	625
Saverio Fazzari , Technical Director, Cadence Design Systems	
4-TP1: Creating a Provably Correct Design Methodology	639
Harry Foster , Chief Methodologist, Jasper Design Automation	
C. Norris Ip , Program Manager, Jasper Design Automation	
4-TP2: Managing Verification of SoCs: An Integrated Framework for System, Design, Firmware, and Silicon Verification	652
Matthias Heinitz , Senior Manager, Infineon Technologies AG	
4-WA1: Coverage-Driven Verification with SystemC Testbenches.....	674
Christoph Suehnel , Program Manager, Mentor Graphics	
4-WA2: Technical and Managerial Data about Property Checking with Complete Functional Coverage...	693
Joerg Bormann , Senior Manager Verification Methodology, OneSpin Solutions GmbH	
Claudia Blank , Staff Engineer Formal Verification, Infineon	
Klaus Winkelmann , Project Manager Formal Verification, OneSpin Solutions GmbH	
4-WP2: Coverage Driven HW/SW Co-Verification	707
Sylvain Boucher , Philips Electronic	
Giles Hall , Verisity	

Track 5 | High-Speed Interconnect System Design

5-TA1: S-Parameter Based Eye Diagrams of High-Speed Links in Comparison to Direct Measurements in Time Domain	719
Christian Schuster , IBM T.J. Watson Research Center	
Young Kwark , IBM T.J. Watson Research Center	
Lei Shan , IBM T.J. Watson Research Center	
Petar Pepeljugoski , IBM T.J. Watson Research Center	
Zhaoqing Chen , IBM Server and Technology Group	
Anand Haridass , IBM Server and Technology Group	
Bao Truong , IBM Server and Technology Group	
Dulce Altabella , IBM Server and Technology Group	
Dierk Kaller , IBM Deutschland Entwicklung	
Erich Klink , IBM Deutschland Entwicklung	

5-TA2: Simulation for Electromagnetic Compatibility (EMC) and Signal Integrity (SI) in an Integrated Environment.....	744
Christos Christopoulos, Professor, University of Nottingham	
T M Benson, Professor, University of Nottingham	
D W P Thomas, Senior Lecturer, University of Nottingham	
A Vukovic, , University of Nottingham	
S Greedy, University of Nottingham	
X Liu, University of Nottingham	
K Biwojno, University of Nottingham	
Y. Liu, University of Nottingham	
5-TA3: Backplane Channels and Correlation between Their Frequency and Time Domain Performance .	769
John D'Ambrosia, Manager Semiconductor Relations, Tyco Electronics	
Adam Healey, Agere Systems	
5-TP1: Modeling of Gigabit Backplanes from Measurements	794
Eugene Mayevskiy, Applications Engineer, TDA Systems	
Dima Smolyansky, Product Marketing Manager, TDA Systems	
5-TP2: Validating Transceiver FPGAs Using Advanced Calibration Techniques	810
Mike Resso, Business-Development Manager, Agilent Technologies	
Hong Shi, Member of Technical Staff, Altera	
5-WA1: Beyond 10 Gbps.....	833
Thomas Palkert, Systems Architect, Xilinx	
5-WA2: Investigating Microvia Technology for 10 Gbps and Higher Telecommunications Systems	855
Thomas Gneiting, AdMOS GmbH Advanced Modeling Solutions	
Roland Mödinger, ERNI Elektroapparate GmbH	
Remi Tuijtelaars, BSW TestSystems and Consulting bv	
5-WA3-1: Infotainment Communication via PCS (Polymer Cladded Silica) Fiber for Car Application	880
Andreas Engel, Manager Communications Systems Technologies, Tyco Electronics	
5-WA3-2: The Duobinary Format: A New Application for an Idea Published Long Ago.....	894
Hans-Joachim Goetz, Distinguished Member of Technical Staff, Lucent Technologies	
Jeffrey H. Sinsky, Member of Technical Staff, Lucent Technologies	
5-WP1: Impacts of Interconnect Solutions on Crosstalk within the Via Construction at 10Gbps.....	907
Yianni Antoniadis, Signal-Integrity Engineer, Northrop Grumman	
Kelvin Clarke, Signal-Integrity Engineer, Northrop Grumman	
5-WP2: Connector Footprint Optimization Enables 10-Gb+ Signal Transmission.....	926
Jan De Geest, Research and Development Engineer, Signal-Integrity Group, FCI	
Winnie Heyvaert, Signal-Integrity Engineer, FCI	
Stefaan Sercu, Manager, Signal-Integrity Group, FCI	
Dana J. Bergey, Manager, Signal Integrity, Americas, FCI	
Track 6 Test and Debug	
6-TA1: At-Speed Scan Transition and Path Delay Testing Using On-Chip PLL for High-Frequency Device and Low-Frequency Tester.....	951
Eric Haoun, Digital Designer and Principal Staff Engineer, Freescale Semiconductors	
Colin Renfrew, Design Engineer, Freescale Semiconductors	
Robert Gach, Design Manager, Freescale Semiconductors	

6-TA3: Transfer Functions for the Reference Clock Jitter in a Serial Link: Theory and Applications in PCI Express	974
Mike Peng Li , Chief Technology Officer, Wavecrest	
Andy Martwick , Intel	
Jan Wilstrup , AMD	
Gerry Talbot , AMD	
6-TP1: The Next Generation of Automated Test Pattern Generation	991
Martin Keim , DFT Software Engineer, Mentor Graphics	
Ron Press , DFT Marketing Manager, Mentor Graphics	
Dr. Mark Kassab , ATPG and EDT Development Manager, Mentor Graphics	
Awards Track	
A-WA1: Measurements of Impedance, Current, and Worst-Case Noise on Chip Power-Delivery Systems	1001
Isaac Kantorovich , Senior Hardware Engineer, Intel	
Victor Drabkin , Senior Hardware Engineer, Intel	
Chris Houghton , Principal Engineer, Enterprise Platforms Group, Intel	
Jim St. Laurent , Hardware Engineer, Intel	
A-WA2: The Recessed Probe Launch: A New Signal Launch for High Frequency Characterization of Board-Level Packaging	1026
Young Kwark , Research Staff Member, IBM Watson Research	
Christian Schuster , Research Staff Member, IBM Watson Research	
Lei Shan , Research Staff Member, IBM Watson Research	
Christian Baks , Staff Engineer, IBM Watson Research	
Jean Trehwella , Research Staff Member, IBM Watson Research	
A-WA3: Hybrid Stripline Analysis II: Propagation Characteristics, Crosstalk Effects, and PCB Routability	1046
James Broomall , Signal-Integrity Engineer, W.L. Gore and Associates	
Tamera Yost , Team Leader, Signal Integrity, W.L. Gore and Associates	
Glen Walther , Technical Leader, PWB Research and Development Laboratory, W.L. Gore and Associates	
Gregg Wildes , Smiths Aerospace	
A-WP2: Total Jitter Measurement at Low Probability Levels, Using Optimized BERT Scan Method	1061
Marcus Müller , Research and Development Engineer, Agilent Technologies	
Ransom Stephens , Research Scientist, Teraspeed Consulting Group	
Russ McHugh , Application Engineer, Agilent Technologies	