

BMAS 2006

Proceedings of the
2006 IEEE International Behavioral
Modeling and Simulation Workshop

San Jose, California

September 14-15, 2006

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06TH8895

ISBN: 0-7803-9742-8

Library of Congress: 2006927930

Additional Copies of This Publication Are Available from:

IEEE Service Center

445 Hoes Lane

Piscataway, NJ 08854

IEEE Service Center

445 Hoes Lane

Piscataway, NJ 08854

Phone: (800) 678-IEEE

(732) 981-1393

Fax: (732) 981-9667

E-mail: customer-service@ieee.org

Table of Contents

Organizers	vi
-------------------	-----------

Technical Program Committee	vii
------------------------------------	------------

Session 1: Behavioral Model System Design/Verification 1

A SystemC/Simulink Cosimulation Framework for Continuous/Discrete-events Simulation	1
<i>F. Bouchhima, M. Briere, G. Nicolescu, M. Abid, E. M. Aboulhamid (Ecole Polytechnique Montreal, Nat. Eng. School of Sfax, U. Montreal)</i>	
Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models	7
<i>R. O. Peruzzi (Agere Systems)</i>	
Variational Compact Modeling and Simulation for Linear Dynamic Systems	17
<i>J. Fan, N. Mi, S. X.-D. Tan (UC Riverside)</i>	
Statistical Gate Level Simulation via Voltage Controlled Current Source Models	23
<i>B. Liu, A. Kahng (UC San Diego)</i>	
Behavioral-Level Performance Modeling of Analog and Mixed-Signal Systems Using Support Vector Machines	28
<i>X. Ren, T. J. Kazmierski (U. Southampton)</i>	

Session 2: Component Modeling

Mixed Modeling of a SAW Delay Line using VHDL	34
<i>W. Wilson, G. Atkinson (NASA, Virginia Commonwealth U.)</i>	
Macro-Model of Spin-Transfer Torque Based Magnetic Tunnel Junction Device for Hybrid Magnetic-CMOS Design	40
<i>W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, Q. Mistral, E. Nicolle, B. Dieny (U. Paris, SPINTEC CEA, Alliance Crolles 2)</i>	
An Extended SVD-based Terminal and Model Order Reduction Algorithm	44
<i>P. Liu, S. X.-D. Tan, B. Yan, B. McGaughy (UC Riverside, Cadence Design Systems)</i>	

A Referenced Geometry Based Configuration Scalable Mextram Model for Bipolar Transistors <i>H.-C. Wu, S. Mijalkovic, J. Burghartz (TU Delft)</i>	50
Modeling of Spring Constant and Pull-down Voltage of Non-Uniform RF MEMS Cantilever <i>S. C. Saha, U. Hanke, G. U. Jensen, T. Sæther (Norwegian U. Science, Vestfold U. College, SINTEF ICT)</i>	56

Session 3: Poster and Vendor Exhibits

SCISIP – Program for Switched Circuit Analysis in Matlab <i>T. Lukl, J. Vrana, J. Misurec (Brno UT)</i>	61
Event-Driven Modeling and Simulation of a Digital PLL <i>J. Zhuang, Q. Du, T. Kwasniewski (Carleton U.)</i>	67
Simulation of Power Grid Networks Considering Wires and Lognormal Leakage Current Variations <i>N. Mi, J. Fan, S. X.-D. Tan (UC Riverside)</i>	73
An Approach to Analyze and Improve the Simulation Efficiency of Complex Behavioral Models <i>D. Platte, R. Sommer, E. Barke (Infineon Technologies, U. Hannover)</i>	79
SPICE Modeling of Free-Space Optical Systems <i>A. Hussein, A. Nounou, N. Saada, D. Atef, D. Khalil (MEMScAP Inc., SoftMEMS LLC, Ain-Shams U.)</i>	85
Improving the Performance of an FPGA Based Model Design for Sensor Monitoring using PlanAhead Tool <i>K. Arshak, E. Jafer, C. Ibala (U. Limerick, Xilinx)</i>	91

Session 4: Behavioral Model System Design/Verification 2

Verification of CML Circuits used in PLL Contexts with Verilog-AMS <i>J. David (Scintera Networks Inc.)</i>	97
Mixed-Signals Design Automation using the MIX-SYN Framework <i>Eric Liao and Adam Postula (U. Queensland)</i>	103
Average Behavioral Modeling Technique for Switched-Capacitor Voltage Converters <i>D. El-Ebiary, M. Fikry, M. Dessouky, H. Ghitani (Mentor Graphics, Ain-Shams U.)</i>	109

A Verilog Mixed-Signal Model of a 10-bit Pipeline Analog-to-Digital Converter <i>J. Mentzer, T. Wey (Lafayette College)</i>	115
A New Approach for Modeling the Nonlinearity of Analog to Digital Converters Based on Spectral Components <i>N. Saada, R. Guindi, A. Salama (Mentor Graphics, Cairo U.)</i>	120
Expected Performance Centering for Analog/RF Designs <i>B. Liu, A. Kahng (UC San Diego)</i>	126

Session 5: Wireless Systems

Automated Receiver Design and Optimization for 4G Wireless Communication Systems <i>D. Rodríguez de Llera González, A. Rusu, M. Ismail (KTH Stockholm)</i>	132
System-Level Time-Domain Behavioral Modeling for a Mobile WiMax Transceiver <i>J. He, J. S. Yang, Y. Kim, A. S. Kim (Samsung Electronics)</i>	138
Functional Verification of Radio Frequency SoCs using Mixed-Mode and Mixed-Domain Simulations <i>S. Joeres, S. Heinen (RWTH Aachen, Infineon Technologies)</i>	144
Nanometer Wireless Transceiver Modeling using Verilog-AMS and SystemC <i>M. Hujer, R. Manasek, J. O'Mahony, P. Feerick, M. Barry, B. Walsh (Silicon & Software Systems Ltd.)</i>	150