

Proceedings

**Fourth ACM & IEEE International Conference
on Formal Methods and Models for Co-Design
MEMOCODE'06**

July 27-30, 2006

Napa, California

Sponsored by

ACM SIG on Design Automation
IEEE Circuits and Systems Society
IEEE Computer Society
IEEE Council on EDA

With financial support from

IUCRP/UC Discovery
Bluespec
Nokia Corporation
Synopsys

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2006 by the Institute of Electrical and Electronics Engineers, Inc.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number 06EX1398
ISBN 1-4244-0421-5
Library of Congress Number 2006925561

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: +1 800 272 6657
Fax: +1 417 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: +1 732 981 0060
Fax: +1 732 981 9667
<http://shop.ieee.org/store/>
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokio 107-0062
JAPAN
Tel: +81 3 3408 3118
Fax: +81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: reprints@computer.org

Cover design by Natasha Adams
Cover photo provided by Embassy Suites Hotel, Napa, CA

Table of Contents

Fourth ACM and IEEE International Conference on Formal Methods for Co-Design

Message from the Chairs	iii
Conference Organizers and Program Committee Members	iv
Keynote Talk I	
Chair: Sandeep Shukla, Virginia Tech	
Games for Formal Design and Verification of Reactive Systems	3
<i>Rajeev Alur, University of Pennsylvania</i>	
Session I: Model Checking	
Chair: Franco Fummi, University of Verona	
Analyzing Tabular Requirements Specifications Using Infinite State Model Checking	7
<i>Tevfik Bultan, University of California, Santa Barbara, and Constance Heitmeyer, Naval Research Laboratory</i>	
Mixed Symbolic Representations for Model Checking Software Programs	17
<i>Zijiang Yang, Western Michigan University, Chao Wang, Aarti Gupta, and Franjo Ivančić, NEC Laboratories America</i>	
Component-Based Hardware/Software Co-Verification	27
<i>Fei Xie, Guowu Yang, and Xiaoyu Song, Portland State University</i>	
Session II: Rule-based HW Design	
Chair: James Browne, University of Texas, Austin	
A Rule-based Model of Computation for SystemC: Integrating SystemC and Bluespec for Co-Design	39
<i>Hiren D. Patel, Sandeep K. Shukla, Virginia Tech, Elliot Mednick, and Rishiyur S. Nikhil, Bluespec</i>	
Low-Power Hardware Synthesis from TRS-based Specifications	49
<i>Gaurav Singh and Sandeep K. Shukla, Virginia Tech</i>	
802.11a Transmitter: A Case Study in Microarchitectural Exploration	59
<i>Nirav Dave, Michael Pellauer, Steve Gerding, and Arvind, Massachusetts Institute of Technology</i>	
Session III: Hardware Verification	
Chair: Tevfik Bultan, University of California, Santa Barbara	
Automatic Decomposition for Sequential Equivalence Checking of System Level and RTL Descriptions	71
<i>Shobha Vasudevan, University of Texas at Austin, Vinod Viswanath, Intel Corporation, Jacob A. Abraham, and Jiajin Tu, University of Texas at Austin</i>	
A verified development of hardware using CSP B	81
<i>Alistair McEwan and Steve Schneider, University of Surrey</i>	
Panel I: Nano-Computing: Do we need New Formal Approaches to Co-Design?	85
Chair: Sandeep Shukla, Virginia Tech	
<i>Panelists: Maya Gokhale, Los Alamos National Laboratory</i>	
<i>Alvin Lebeck, Duke University</i>	
<i>Michael Hsiao, Virginia Tech</i>	
Keynote Talk II	
Chair: Jens Palsberg, University of California, Los Angeles	
Scalable Program Analysis Using Boolean Satisfiability	89
<i>Alex Aiken, Stanford University</i>	

Session IV: Transaction-level Modeling	
Chair: Masahiro Fujita, University of Tokyo	
Execution Semantics and Formalisms for Multi-Abstraction TLM Assertions	93
<i>Wolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten, and Michael Hull, Infineon Technologies AG</i>	
A Methodology for Abstracting RTL Designs into TL Descriptions	103
<i>Nicola Bombieri, Franco Fummi, and Graziano Pravadelli, University of Verona</i>	
Using Reo for Formal Specification and Verification of System Designs	113
<i>Niloofar Razavi and Marjan Sirjani, University of Tehran and IPM</i>	
Panel II: Programming Models and Languages for Soc-Implemented Architectures	
Chair: Rajesh Gupta, University of California, San Diego	
<i>Panelists: Arvind, MIT</i>	
<i>Krste Asanovic, MIT</i>	
<i>Satnam Singh, Microsoft</i>	
<i>Kees Vissers, Xilinx</i>	
Session V: Time and Clocks	
Chair: Gerard Berry, Esterel Technologies	
Specifying and Proving Properties of Timed I/O Automata in the TIOA Toolkit.....	129
<i>Myla Archer, Naval Research Laboratory, HongPing Lim, Nancy Lynch, Sayan Mitra, and Shinya Umeno, Massachusetts Institute of Technology</i>	
Reliable Design with Multiple Clock Domains.....	139
<i>Ed Czeck, Ravi Nanavali, and Joe Stoy, Bluespec, Inc.</i>	
The SystemJ Approach to System-Level Design	149
<i>Flavius Gruian, Lund Institute of Technology, Partha Roop, Zoran Salcic, and Ivan Radojevic, The University of Auckland</i>	
Keynote Talk III	
Chair: James C. Hoe, Carnegie Mellon University	
Integrating Design and Verification – From Simple Idea to Practical System.....	161
<i>Carl Seger, Intel Corporation</i>	
Session VI: Scheduling and Analysis	
Chair: Constance Heitmeyer, Naval Research Laboratory	
Efficient Code Generation from Synchronous Programs	165
<i>Klaus Schneider, Jens Brandt, and Eric Vecchié, University of Kaiserslautern</i>	
Latency-Insensitive Design and Central Repetitive Scheduling.....	175
<i>Julien Boucaron, Robert de Simone, and Jean-Vivien Millo, IRNIA</i>	
A Scenario-Aware Data Flow Model for Combined Long-Run Average and Worst-Case Performance Analysis.....	185
<i>B.D. Theelen, M.C.W. Geilen, T. Basten, Eindhoven University of Technology, J.P.M. Voeten, Eindhoven University of Technology and Embedded Systems Institute, S.V. Gheorghita, and S. Stuijk, Eindhoven University of Technology</i>	

Poster Presentations: Abstracts

Chair: Arvind, Massachusetts Institute of Technology

Equivalence Checking: A Rule-Based Approach.....	197
<i>Masahiro Fujita, University of Tokyo, Subash Shankar, City University of New York, and Sasaki Shunsuke, University of Tokyo</i>	
Formal Methods for checking Realizability of Coalitions in 3-party systems.....	198
<i>Ansuman Banerjee, Pallab Dasgupta, and P.P. Chakrabarti, Indian Institute of Technology Kharagpur</i>	
A Semantic-Driven Synthesis Flow for Platform-Based Design.....	199
<i>Qi Zhu, Abhijit Davare, and Alberto Sangiovanni-Vincentelli, University of California at Berkeley</i>	
Assertion checking of control dominated systems with nonlinear solvers	200
<i>I. Ugarte and P. Sánchez, University of Cantabria</i>	
Compositional Interaction Specifications for SystemC.....	201
<i>F. Doucet, University of California, San Diego, R.K. Shyamasundar, IBM India Research Lab, New Delhi, I.H. Krueger, and R. Gupta, University of California, San Diego</i>	
R-SHM: Deterministic Concurrency with Recursion and Shared Variables.....	202
<i>Olivier Tardieu and Stephen A. Edwards, Columbia University</i>	
Author Index	203