2006 21st IEEE Non-Volatile Semiconduction Memory Workshop

Monterey, California, USA
12-16 February 2006

IEEE Catalog Number: 06EX1246
ISBN: 1-4244-0026-0

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1246

ISBN: 1-4244-0026-0

LOC: 2005935903

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
(732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Business Outlook for the Non-Volatile Memory Market 1
Alan Niebel

MirrorBit' Technology Past, Present and Future: The On-going Scaling of Nitride-based Flash Memory 3
No Author

Future Outlook of NAND Flash Technology for 40nm Node and Beyond 4
Kinam Kim, Jungdal Choi

Chalcogenide Phase Change Memory: Scalable NVM for the Next Decade? 7
Roberto Bez and Greg Atwood

NeoFlash® - True Logic Single Poly Flash Memory Technology 10
H. M. Lee, S. T. Woo, H. M. Chen, R. Shen, C. D. Wang, L.C. Hsia and C. C.-H. Hsu

A High Performance Controller for NAND Flash-based Solid State Disk (NSSD) 12
Chanik Park, Prakash Talawar, Daesik Won, MyungJin Jung, JungBeen Im, Suksan Kim and Youngjoon Choi

Novel Buried Bitline Integration for compact Cell Design in High-Performance em-bedded Flash Memory with Deep Trench Isolation 16
A.T. Tilke, L. Pescini, M. Stiftinger, R. Kakoschke, D. Shum, N. Chan , S.R. Kim , K.J. Han

A Novel Embedded OTP NVM Using Standard Foundry CMOS Logic Technology 19
J.Peng, G. Rosendale, M. Fliesler, D. Fong, J. Wang, C. Ng, ZS Liu, Harry Luan

Embedded Non-Volatile Memory Modules for Low Voltage and High Temperature Applications 22
Jagdish Pathak, Mammen Thomas, Jim Payne, Gregor Schatzberger, Andreas Wiesner, Friedrich Leisenberger, Ewald Wachmann and Martin Schrems

A New Programmig Disturbance Phenomenon in NANS Flash Memory by Sourx/Drain Hot-Electrons Generated by GIDL Current 26
Jae-Duk Lee, Chi-Kyung Lee, Myung-Won Lee, Han-Soo Kim, Kyu-Charn Park, and Won-Seong Lee

A High Cost-Performance and Reliable 3-Level MLC NAND Flash Memory Using Virtual Page Cell Architecture 29
Ki-Tae Park, Jungdal Choi, Sungkyu Cho, Yunho Choi, Kinam Kim

The Air Spacer Technology for Improving the Cell Distribution in 1 Giga Bit NAND Flash Memory 31
Daewoong Kang, Hyungcheol Shin, Sungnam Chang, Jungjoo An, Kyongjoo Lee, Jinjoo Kim, Eunsang Jeong, Hyukje Kwon, Eunjung Lee, Seunggun Seo, and Wonseong Lee

New Cell Structure with Edge-thick Tunnel Oxide for Highly Reliable NAND Flash Memory Devices 33
Tae-Kyung Kim, Jaihyuk Song, Changsub Lee, Dongyean Oh, Taeseok Jang, Jongkwang Lim, Dongjun Lee, Seungjun Lee, Minhwan Lim, Hyunyoung Shim, Bongtae Park, Man-Ki Lee, Hunkook Lee, Sangyeon Jo, Woonkyung Lee, Jeonghyuk Choi and Kinam Kim

Effect of Source Diffusion on SILC and Cycling-Induced Charge Loss in Source-Bias Erase Flash Cells 35
Chun Chen, Jeff Kessenich, Paul Rudeck, Ramin Ghodsi, Wayne Kinney, Andrew Bicksler, Kirk Prall, Lee Nevill, and Andrei Mihnea

Reliability and Qualification of a Floating Gate Memory Manufactured in a Generic Logic Process for RFID Applications 39
Yanjun Ma, Alberto Pesavento, Hoc Nguyen, Haibo Li, and Ron Paulsen

Ultra-Short Pulses Improving Performance and Reliability in Flash Memories 41
Andrea Chimenton, Fernanda Irrera and Piero Olivo

Performance and Reliability of 2-Transistor FN/FN Flash Arrays with Hafnium Based High-K Inter-Poly Dielectrics for Embedded NVM 43
M. van Duuren, R. van Schaijk, M. Slotboom, P. Tello, P. Goarin, N. Akil, F. Neuilly, Z. Rittersma and A. Huerta

A Novel SONOS Memory with HfSiON/Si3N4/HfSiON Stack for Improved Retention 45
R. van Schaijk, M. van Duuren, N. Akil, A. Huerta, S. Beckx, F. Neuilly, Z. Rittersma, M. Slotboom, S. Van Elshocht and J. Wouters

Table of Contents

Scalable Floating Gate Flash Memory CellWith Engineered Tunnel Dielectric and High-K (Al2O3) Interpoly Dielectric. 47
Pieter Blomme, Joeri DeVos, Amal Akheyar, Luc Haspeslagh, Jan Van Houdt, Kristin De Meyer

Charge Trapping Memory Cell of TANOS (Si-Oxide-SiN-Al2O3-TaN) Structure Compatible to Conventional NAND Flash Memory 49
Chang-Hyun Lee, Changseok Kang, Jaesung Sim, Jang-Sik Lee, Juhyung kim, Yoocheol Shin, Ki-Tae Park,Sanghun Jeon, Jongsun Sel, Younseok Jeong, Byeongin Choi, Viena Kim, Wonseok Jung, Chung-Il Hyun, Jungdal Choi and Kinam Kim

Gate Disturb Reduction in a Silicon Nanocrystal Flash EEPROM by Means of Natural Threshold Voltage Reduction 51
Craig T. Swift, Alex Hoefler, Taras Kirichenko, Ramachandran Muralidhar, Erwin Prinz, Rajesh Rao, Glenn Rinkenberger, Michael Sadd, Robert Steimle

Ultra High Density HfO2 Nanodots Memory for Scaling 53
H.Wakai, M. Kobayashi, T. Kumise, M. Yamaguchi,T. Nakanishi and H. Tanaka

90nm Split-Gate Nanocrystal Non-Volatile Memory with Reduced Threshold Voltage 55
Jane A.Yater, T. Kirichenko, E.J.Prinz, M. Sadd, R. Steimle, C.T. Swift, K-M. Chang

90nm Embedded 2-Bit Per Cell Nanocrystal Flash EEPROM 57
Erwin J. Prinz, Jane Yater, Robert Steimle, Michael Sadd, Craig Swift, Ko-Min Chang

Impact of Nanocrystal Size on NVM Array Reliability Performance 59
Horacio P. Gasquet, Robert F. Steimle, Rajesh A. Rao, Ramachandran Muralidhar

Cycling Behavior of Nitride Charge pro.le in NROM-type Memory Cells 61
A. Furnemont,, M. Rosmeulen, J. Van Houdt, H. Maes, and K. De Meyer

NROM Window Sensing for 2 and 4-bits per cell Products 63
Assaf Shappir, Eli Lusky, Guy Cohen, Boaz Eitan

Ultra-uniform Threshold Voltage in SONOS-type Non-volatile Memory with Novel Charge Trap Layer Formed by Plasma Nitridation 65
Hiroshi Sunamura, Koji Masuzaki, Masayuki Terai, Setsu Kotsuji, Takashi Onizawa, Ayuka Morioka Taeko Ikarashi, Nobuyuki Ikarashi, Shinji Fujieda, and Hirohito Watanabe

TWIn SONOS TransistOR (TWISTOR) for 2-bit/cell SONOS Memory Technology 67
Byung Yong Choi, Byung-Gook Park, Jong Duk Lee, Hyungcheol Shin, Yong Kyu Lee, Suk-Kang Sung, Se-Hoon Lee, Heesoon Chae, Jong Jin Lee, Keun Hee Bai, Dong-Dae Kim, Dong-Won Kim, Choong-Ho Lee, and Donggun Park

Extending Endurance of NROM Memories to Over 10 million Program/erase cycles 69
Yakov Roizin, Evgeny Pikhay, Michael Lisiansky, Alexey Heiman, Eli Alon, Efraim Aloni and Amos Fenigstein

Highly Scalable NAND-type PHINES Flash Memory for Data Flash Applications 71
C.C. Yeh, Y.Y. Liao, W.J. Tsai, T.C. Lu, T.F. Ou, H.L. Kao, Tahui Wang, WenChi Ting, Joseph Ku, and Chih-Yuan Lu

Quantitative Model for Data Retention Loss at NROM Nitride Charge Trapping Devices after Program / Erase Cycling 73
G. Tempel, R. Hagenbeck, M. Strassburg

Programming Transients of Trapping Nitride Storage Flash Memory Cells and Evidence of Lateral Charge Redistributions during or after Programming 76
G. Tempel, W.v. Emden, R. Hagenbeck, P. Haibach, M. Isler, T. Mikolajick, T. Müller, S. Riedel, J.M. Schley, J. Schott, M. Strassburg, J. Willer

New Model Proposed for Switching Mechanism of ReRAM 79
K. Kinoshita, T. Tamura, H. Aso, H. Noshiro, C. Yoshida, M.Aoki, Y. Sugiyama and H. Tanaka

Resistance Switching of Al Doped ZnO for Non Volatile Memory Applications 81
Dongsoo Lee, Dae-Kue Hwang, Man Chang, Yunik Son, Dong-jun Seong, Dooho Choi, Hyunsang Hwang

Excellent Resistance Switching Characteristics of Pt/Single-crystal Nb-Doped SrTiO3 Schottky Junction 83
Hyunjun Sim, Dong-jun Seong, Man Chang and Hyunsang Hwang

Table of Contents

Enhanced Switching Reliability of a Non-volatile Phase-Change Memory Device with an Oxidized TiN Electrode 85
Dae-Hwan Kang, In Ho Kim, Jeung-hyun Jeong, Byung-ki Cheong, Dong-Ho Ahn, and Ki-Bum Kim

Generalized Phase Change Memory Scaling Rule Analysis........ 87
SangBum Kim, H.-S. Philip Wong

Nonvolatile SRAM based on Phase Change 90
Masashi Takata, Kazuya Nakayama, Takatomi Izumi, Toru Shinmura, Junichi Akita and Akio Kitagawa

Thermal Stress Evaluation of a PCRAM Material Ge2Sb2Te5 92
K.N. Chen, L Krusin-Elbaum, C. Cabral Jr. , C. Lavoie, J. Sun, S. Rossnagel