

2006 IEEE International Solid-State Circuits Conference Digest of Technical Papers

**San Francisco, CA
5-9 February 2006**

Volume 1 of 5



IEEE Catalog Number:
ISBN:

06CH37754
1-4244-0079-1

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37754

ISBN: 1-4244-0079-1

ISSN: 0193-6530

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854

Phone: (800) 678-IEEE
(732) 981-1393

Fax: (732) 981-9667

E-mail: customer-service@ieee.org

Table of Contents

Session 1 Overview: Plenary Session.....	1
<i>Chair: Tim Treadwell, Eastman Kodak, Rochester, NY ISSCC Executive-Committee Chair</i>	
<i>Associate Chair: Jan Sevenhans, AMI Semiconductor, Vilvoorde, Belgium ISSCC Program-Chair</i>	
Where CMOS is Going: Trendy Hype vs. Real Technology	3
<i>Tze-Chiang (T.C.) Chen</i>	
ISSCC AWARDS.....	21
ICs for Mobile Multimedia Communications	23
<i>Hermann Eul</i>	
Toward Future Computer Entertainment Systems	43
<i>Ken Kutaragi</i>	
Session 2 Overview: Biomedical Systems.....	61
<i>Chair: K. D. Wise, University of Michigan, Ann Arbor, MI</i>	
<i>Associate Chair: Euisik Yoon, University of Minnesota, Minneapolis, MN</i>	
A 24×16 CMOS-Based Chronocoulometric DNA Microarray	63
<i>Marcin Augustyniak, Christian Paulus, Ralf Brederlow, Norbert Persike, Gerhard Hartwich, Doris Schmitt-Landsiede, Roland Thewes</i>	
Fully Electronic CMOS DNA Detection Array Based on Capacitance Measurement with On-Chip Analog-to-Digital Conversion	73
<i>Claudio Stagni Degli Esposti, Carlotta Guiducci, Christian Paulus, Meinrad Schienle, Marcin Augustyniak, Giampaolo Zuccheri, Bruno Samor, Luca Benini, Bruno Ricco, Roland Thewes</i>	
A 32-Site 4-Channel Cochlear Electrode Array.....	83
<i>Pamela T. Bhatti, Sangwoo Lee and Kensall D. Wise</i>	
A 0.1mm², Digitally Programmable Nerve Stimulation Pad Cell with High-Voltage Capability for a Retinal Implant	93
<i>M. Ortmanns, N. Unger, A. Rocke, M. Gehrke, H.J. Tietdke</i>	
Minimally Invasive Retinal Prosthesis.....	103
<i>Luke Theogarajan, John Wyatt, Joseph Rizzo, Bill Drohan, Mariana Markova, Shawn Kelly, Greg Swider, Milan Raj, Douglas Shire, Marcus Gingerich, John Lowenstein, Barry Yomtov</i>	
A 60μW 60 nV/vHz Readout Front-End for Portable Biopotential Acquisition Systems	113
<i>Refet Firat Yazicioglu, Patrick Merken, Robert Puers, Chris Van Hoof</i>	
A 1V 2.3μW Biomedical Signal Acquisition IC	123
<i>Honglei Wu, Yong Ping Xu</i>	
Session 3 Overview: Oversampling ADCs	133
<i>Chair: Raf Roovers, Philips, Eindhoven, The Netherlands</i>	
<i>Associate Chair: Zhongyuan Chang, IDT-Newave Technology, Shanghai, China</i>	
A 14b 20mW 640MHz CMOS CT ΔΣ ADC with 20MHz Signal Bandwidth and 12b ENOB	135
<i>G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, V. Melini</i>	
A 375mW Quadrature Bandpass ΔΣ ADC with 90dB DR and 8.5MHz BW at 44MHz	145
<i>Richard Schreier, Nazmy Abaskharoun, Hajime Shibata, Iuri Mehr, Steve Rose, Donald Paterson</i>	
An 118dB DR CT IF-to-Baseband ΔΣ Modulator for AM/FM/IBOC Radio Receivers.....	155
<i>Paulo G.R. Silva, Lucien J. Breems, Kofi A.A. Makinwa, Raf Roovers, Johan H. Huijsing</i>	
A 14mW Multi-bit ΔΣ Modulator with 82dB SNR and 86dB DR for ADSL2+	165
<i>Sunwoo Kwon, Franco Maloberti</i>	
A 5.4mW 2-Channel Time-Interleaved Multi-bit ΔΣ Modulator with 80dB SNR and 85dB DR for ADSL	175
<i>Kye-Shin Lee, Sunwoo Kwon, Franco Maloberti</i>	
A 0.5V 74dB SNDR 25kHz CT ΔΣ Modulator with Return-to-Open DAC	185
<i>Kong-pang Pun, Shouri Chatterjee, Peter Kinget</i>	
A 0.9V ΔΣ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique.....	195
<i>Joao Goes, Bruno Vaz, Rui Monteiro, Nuno Paulino</i>	

Table of Contents

An 80/100MS/s 76.3/70.1dB SNDR $\Delta\Sigma$ ADC for Digital TV Receivers.....	205
<i>Yoshihisa Fujimoto, Yusuke Kanazawa, Pascal Lore, Masayuki Miyamoto</i>	
Session 4 Overview: Gigabit Transceivers.....	215
<i>Chair: Yuriy M. Greshishchev, PMC-Sierra, Ottawa, Canada</i>	
<i>Associate Chair: Hirotaka Tamura, Fujitsu Laboratories, Kanagawa, Japan</i>	
A 10Gb/s 5-Tap-DFE/4-Tap-FFE Transceiver in 90nm CMOS.....	217
<i>M. Meghelli, S. Rylov, J. Bulzacchelli, W. Rhee, A. Rylyakov, H. Ainspan, B. Parker, M. Beakes, A. Chung, T. Beukema, P. Pepeljugoski, L. Shan, Y. Kwark, S. Gowda, D. Friedman</i>	
A Serial-Link Transceiver with Transition Equalization.....	227
<i>Koon-Lun Jackie Wong, Chih-Kong Ken Yang</i>	
A Quad 6Gb/s Multi-rate CMOS Transceiver with TX Rise/Fall-Time Control.....	237
<i>Yongsam Moon, Gijung Ahn, Hoon Choi, Namhoon Kim, Daeyun Shim</i>	
A 12.5Gb/s Single-Chip Transceiver for UTP Cables in 0.13μm CMOS.....	247
<i>Mark Callicotte, James Little, Hiroshi Takatori, Ken Dyer, Chien-Hsin Lee</i>	
A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces	257
<i>Edoardo Prete, Dirk Scheideler, Anthony Sanders</i>	
A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS.....	267
<i>B. Casper, J. Jaussi, F. O'Mahony, M. Mansuri, K. Canagasaby, J. Kennedy, E. Yeung, R. Mooney</i>	
A 20Gb/s Adaptive Equalizer in 0.13μm CMOS Technology	277
<i>Jri Lee</i>	
An 8Gb/s Transformer-Boosted Transmitter with >VDD Swing.....	287
<i>Jintae Kim, Hamid Hatamkhani, Chih-Kong Ken Yang</i>	
Session 5 Overview: Processors	297
<i>Chair: Héctor Sánchez, Freescale Semiconductor, Austin, TX</i>	
<i>Associate Chair: Georgios Konstadinidis, Sun Microsystems, Sunnyvale, CA</i>	
A Power-Efficient High-Throughput 32-Thread SPARC Processor.....	299
<i>Ana Sonia Leon, Jinuk Luke Shin, Kenway W. Tam, William Bryg, Francis Schumacher, Poonacha Kongetira, David Weisner, Allan Strong</i>	
A 16-Core RISC Microprocessor with Network Extensions.....	309
<i>Vishnu Yalala, Derek Brasili, David Carlson, Adam Hughes, Anil Jain, Tim Kiszely, Kolar Kodandapani, Anand Varadharajan, Thucydides Xanthopoulos</i>	
A Dual-Core Multi-Threaded Xeon® Processor with 16MB L3 Cache.....	319
<i>Stefan Rusu, Simon Tam, Harry Muljono, David Ayers, Jonathan Chang</i>	
A 2.6GHz Dual-Core 64b$\times$86 Microprocessor with DDR2 Memory Support.....	329
<i>Michael Golden, Srikanth Arekapudi, Greg Dabney, Mike Haertel, Stephen Hale, Lowell Herlinger, Yongg Kim, Kevin McGrath, Vasant Palisetti, Monica Singh</i>	
A 64B CPU Pair: Dual- and Single-Processor Chips.....	337
<i>E. B. Cohen, N. J. Rohrer, P. Sandon, M. Canada, C. Lichtenau, M. Ringler, P. Kartschoke, R. Floyd, J. Heaslip, M. Ross, T. Pflueger, R. Hilgendorf, P. McCormick, G. Salem, J. Connor, S. Geissler, D. Thygesen</i>	
High-Speed Interconnect for a Multiprocessor Server Using Over 1Tb/s Crossbar	347
<i>Jun Yamada, Hiroyuki Adachi, Yutaka Mori, Akihiko Harada, Seishi Okada, Hisashige Ando</i>	
A 9GHz 65nm Intel Pentium® 4 Processor Integer Execution Core	357
<i>Sapumal Wijeratne, Nanda Siddaiah, Sanu Mathew, Mark Anders, Ram Krishnamurthy, Jeremy Anderson, Seung Hwang, Matthew Ernest, Mark Nardin</i>	
Session 6 Overview: UWB Transceivers.....	371
<i>Chair: Masaru Kokubo, Hitachi America, San Francisco, CA</i>	
<i>Associate Chair: Mark Ingels, IMEC, Leuven, Belgium</i>	
A 16mA UWB 3-to-5GHz 20Mpulses/s Quadrature Analog Correlation Receiver in 0.18μm CMOS	373
<i>Julien Ryckaert, Mustafa Badaroglu, Vincent De Heyn, Geert Van der Plas, Pierluigi Nuzzo, Andrea Baschiroto, Stefano D'Amico, Claude Desset, Hans Suys, Michael Libois, Bart Van Poucke, Piet Wambacq, Bert Gyselinckx</i>	

Table of Contents

A CMOS Carrier-less UWB Transceiver for WPAN Applications.....	383
<i>Yuanjin Zheng, Yan Tong, Chyuen Wei Ang, Yong-Ping Xu, Wooi Gan Yeoh, Fujiang Lin, Rajinder Singh</i>	
A Dual-Antenna Phased-Array UWB Transceiver in 0.18μm CMOS.....	393
<i>Steve Lo, Isaac Sever, Ssu-Pin Ma, Peter Jang, Albert Zou, Chris Arnott, Kalyan Ghatak, Adam Schwartz, Lam Huynh, Thai Nguyen</i>	
A 1.1V 3.1-to-9.5GHz MB-OFDM UWB Transceiver in 90nm CMOS	403
<i>Akio Tanaka, Hiroyuki Okada, Hiroshi Kodama, Hiromu Ishikawa</i>	
A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB.....	413
<i>Christoph Sandner, Sven Derksen, Dieter Draxelmayer, Staffan Ek, Voicu Filimon, Graham Leach, Stefano Marsili, Denis Matveev, Koen Mertens, Florian Michl, Hermann Paule, Manfred Punzenberger, Christian Reindl, Raffaele Salerno, Marc Tiebout, Andreas Wiesbauer, Ian Winter, Zisan Zhang</i>	
A Fully Integrated UWB PHY in 0.13μm CMOS.....	423
<i>Turgut Aytur, Han-Chang Kang, Ravi Mahadevappa, Mustafa Altintas, Stephan ten Brink, Thanh Diep, Cheng-Chung Hsu, Feng Shi, Fei-Ran Yang, Chao-Cheng Lee, Ran-Hong Yan, Behzad Razavi</i>	
A 14-band Frequency Synthesizer for MB-OFDM UWB Application	433
<i>Che-Fu Liang, Shen-Iuan Liu, Yen-Horng Chen, Tzu-Yi Yang, Gin-Kou Ma</i>	
A Sub-1mm² Dynamically Tuned CMOS MB-OFDM 3-to-8GHz UWB Receiver Front-End	443
<i>Mahim Ranjan, Lawrence Larson</i>	
Session 7 Overview: Non-Volatile Memory	451
<i>Chair: Giulio Casagrande, STMicroelectronics, Milan, Italy</i>	
<i>Associate Chair: Yukihiro Oowaki, Toshiba, Kanagawa, Japan</i>	
A 4b/cell NROM 1Gb Data-Storage Memory	453
<i>Yan Polansky, Avi Lavan, Ran Sahar, Oleg Dadashev, Yoram Betser, Guy Cohen, Eduardo Maayan, Boaz Eitan, Ful-Long Ni, Yen-Hui Joseph Ku, Chih-Yuan Lu, Tim Chang-Ting Chen, Chun-Yu Liao, Chin-Hung Chang, Chung-Kuang Chen, Wen-Chiao Ho, Yite Shih, Wenchi Ting, Wenpin Lu</i>	
A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode.....	465
<i>Katsuhiko Hoya, Daisaburo Takashima, Shinichiro Shiratake, Ryu Ogiwara, Tadashi Miyakawa, Hidehiro Shiga, Sumiko M. Doumae, Sumito Ohtsuki, Yoshinori Kumura, Susumu Shuto, Tohru Ozaki, Koji Yamakawa, Iwao Kunishima, Akihiro Nitayama, Shuso Fujii</i>	
Signal-Margin-Screening for Multi-Mb MRAM	473
<i>H. Hönigschmid, P. Beer, A. Bette, R. Dittrich, F. Gardic, D. Gogl, S. Lammers, J. Schmid, L. Altimime, S. Bournat, G. Müller</i>	
A 16Mb MRAM with FORK Wiring Scheme and Burst Modes.....	483
<i>Y. Iwata, K. Tsuchida, T. Inaba, Y. Shimizu, R. Takizawa, Y. Ueda, T. Sugibayashi, Y. Asao, T. Kajiya, K. Hosotani, S. Ikegawa, T. Kai, M. Nakayama, S. Tahara, H. Yoda</i>	
A 0.1μm 1.8V 256Mb 66MHz Synchronous Burst PRAM.....	493
<i>Sangbeom Kang, WooYeong Cho, Beak-Hyung Cho, Kwang-Jin Lee, Chang-Soo Lee, Hyung-Rock Oh, Byung-Gil Choi, Qi Wang, Hye-Jin Kim, Mu-Hui Park, Yu-Hwan Ro, Suyeon Kim, Du-Eung Kim, Kang-Sik Cho, Choong-Duk Ha, Youngran Kim, Ki-Sung Kim, Choong-Ryeol Hwang, Choong-Keun Kwak, Hyun-Geun Byun, Yun Sueng Shin</i>	
A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput	503
<i>R. Micheloni, R. Ravasio, A. Marelli, E. Alice, V. Altieri, A. Bovino, L. Crippa, E. Di Martino, L. D'Onofrio, A. Gambardella, E. Grillea, G. Guerra, D. Kim, C. Missiroli, I. Motta, A. Prisco, G. Ragone, M. Romano, M. Sangalli, P. Sauro, M. Scotti, S. Won</i>	
A 56nm CMOS 99mm² 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput.....	513
<i>Ken Takeuchi, Yasushi Kameda, Susumu Fujimura, Hiroyuki Otake, Koji Hosono, Hitoshi Shiga, Yoshihisa Watanabe, Takuya Futatsuyama, Yoshihiko Shindo, Masatsugu Kojima, Makoto Iwai, Masanobu Shirakawa, Masayuki Ichige, Kazuo Hatakeyama, Shinichi Tanaka, Teruhiko Kamei, Jia-Yi Fu, Adi Cernea, Yan Li, Masaaki Higashitani, Gertjan Hemink, Shinji Sato, Ken Oowada, Shih-Chung Lee, Naoki Hayashida</i>	
E1 Is the Digital Circuit Designer Dead?.....	523
<i>Organizer: Shannon Morton, Moderator: Dennis Fischette</i>	

Table of Contents

SE4 Emerging & Disruptive Memory Technologies.....	525
<i>Organizer / Chair: Sreedhar Natarajan</i>	
SE5 CMOS RF Design in 90nm and Beyond.....	527
<i>Organizer: David Su, Chair: Tony Montalvo</i>	
SE6 Highlights of 2005 A-SSCC and Symposium on VLSI Technology.....	529
<i>CO-Organizer: Takayasu Sakurai, CO-Organizer: Ian Young, CO-Organizer: Takayuki Kawahara, Chair: Yoshiaki Hagihara</i>	
Session 8 Overview: DRAM and TCAM	531
<i>Chair: Terry Lee, Micron Technology, Boise, ID</i>	
<i>Associate Chair: Young-Hyun Jun, Samsung, Hwasung-City, Korea</i>	
An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme	533
<i>Kyu-hyun Kim, Uksong Kang, Hoe-Ju Chung, Duk-Ha Park, Woo-Seop Kim, Young-Chan Jang, Moonsook Park, Hoon Lee, Jin-Young Kim, Jung Sunwoo, Hwan-Wook Park, Hyun-Kyung Kim, Su-Jin Chung, Jae-Kwan Kim, Hyung-Seuk Kim, Kee-Won Kwon, Young-Taek Lee, Joo Sun Choi, Changhyun Kim</i>	
A 2Gb/s/pin 512Mb Graphics DRAM with Noise-Reduction Techniques	543
<i>M. Brox, H. Fibranz, M. Kuzmenka, F. Lu, S. Mann, M. Markert, U. Möller, M. Plan, K. Schiller, P. Schmölz, P. Schrögmeier, A. Täuber, B. Webe, P. Mayer, W. Spirkl, H. Steffens, J. Weller</i>	
A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL	553
<i>Dong Uk Lee, Hyun Woo Lee, Ki Chang Kwean, Young Kyoung Choi, Hyong Uk Moon, Seung Wook Kwack, Shin Deok Kang, Kwan Weon Kim, Yong Ju Kim, Young Jung Choi, Patrick Moran, Jin Hong Ahn, Joong Sik Kih</i>	
An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme.....	563
<i>Hiroki Fujisawa, Shuichi Kubouchi, Koji Kuroki, Naohisa Nishioka, Yoshiro Riho, Hiromasa Noda, Isamu Fujii, Hideyuki Yoko, Ryuui Takishita, Takahiro Ito, Hitoshi Tanaka, Masayuki Nakamura</i>	
A 65nm Low-Power Embedded DRAM with Extended Data-Retention Sleep Mode	573
<i>Takeshi Nagai, Masaharu Wada, Hitoshi Iwai, Mariko Kaku, Atsushi Suzuki, Tomohisa Takai, Naoko Itoga, Takayuki Miyazaki, Hiroyuki Takenaka, Takehiko Hojo, Shinji Miyano</i>	
TCAM for IP-Address Lookup Using Tree-style AND-type Match Lines and Segmented Search Lines.....	583
<i>Jinn-Shyan Wang, Chao-Ching Wang, Chingwei Yeh</i>	
A Storage- and Power-Efficient Range-Matching TCAM for Packet Classification	593
<i>Young-Deok Kim, Hyun-Seok Ahn, Joon-Young Park, Suhwan Kim, Deog-Kyoon Jeong</i>	
Session 9 Overview: Display Drivers.....	603
<i>Chair: Oh-Kyong Kwon, Hanyang University, Seoul, Korea</i>	
<i>Associate Chair: Tiemin Zhao, Reflectivity, Sunnyvale, CA</i>	
A 250μW 0.042mm² 2MS/s 9b DAC for Liquid Crystal Display Drivers.....	605
<i>Imre Knausz, Robert J. Bowman</i>	
A Current Driver IC using a S/H for QVGA Full-Color Active-Matrix Organic LED Mobile Displays	615
<i>Jong Hak Baek, Jae Hoon Lee, Han Su Pae, Chang Ju Lee, JongSeon Kim, Myunghee Lee, JinTae Kim, ChangSik Choi, Hong Kwon Kim, Tae Jin Kim, Ho Kyoong Chung</i>	
Panel-Sized TFT-LCD Column Driver	625
<i>O. Ishibashi, M. Iriguchi, K. Kimura, J. Ishii, D. Sasaki, H. Imai, H. Tsuchi, H. Hayama</i>	
Session 10 Overview: mm-Wave and Beyond	633
<i>Chair: Ali Hajimiri, California Institute of Technology, Pasadena, CA</i>	
<i>Associate Chair: Hiroyuki Sakai, Matsushita Electric, Osaka, Japan</i>	
A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon	635
<i>A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri</i>	
A 77GHz Phased-Array Transmitter with Local LOPath Phase-Shifting in Silicon.....	645
<i>A. Natarajan, A. Komijani, X. Guan, A. Babakhani, Y. Wang, A. Hajimiri</i>	
A Silicon 60GHz Receiver and Transmitter Chipset for Broadband Communications.....	655
<i>Brian Floyd, Scott Reynolds, Ullrich Pfeiffer, Troy Beukema, Janusz Grzyb, Chuck Haymes</i>	

Table of Contents

A 60GHz Transmitter with Integrated Antenna in 0.18μm SiGe BiCMOS Technology	665
<i>Chi-Hsueh Wang, Yi-Hsien Cho, Chin-Shen Lin, Huei Wang, Chun-Hsiung Chen, Dow-Chih Niu, John Yeh, Chwan-Ying Lee, John Chern</i>	
A 10b 10GHz Digitally Controlled LC Oscillator in 65nm CMOS	675
<i>Nicola Da Dalt, Claus Kropf, Markus Burian, Thomas Hartig, Hermann Eul</i>	
Session 11 Overview: RF Building Blocks and PLLs	685
<i>Chair: Bram Nauta, University of Twente, Enschede, The Netherlands</i>	
<i>Associate Chair: Marc Tiebout, Infineon, Munich, Germany</i>	
An 18mW 90 to 770MHz Synthesizer with Agile Auto-Tuning for Digital TV-Tuners.....	687
<i>Masazumi Marutani, Hideaki Anbutsu, Masafumi Kondo, Noriaki Shirai, Hiroshi Yamazaki, Yuu Watanabe</i>	
A 2.3GHz LC-Tank CMOS VCO with Optimal Phase Noise Performance	697
<i>Pietro Andreani, Ali Fard</i>	
A Phase-Noise Reduction Technique for Quadrature LC-VCO with Phase-to-Amplitude Noise Conversion	707
<i>Chih-Wei Yao, Alan N. Willson, Jr.</i>	
A 1V 17GHz 5mW Quadrature CMOS VCO based on Transformer Coupling.....	717
<i>Alan W.L. Ng, Howard C. Luong</i>	
A 5GHz Resistive-Feedback CMOS LNA for Low-Cost Multi-Standard Applications.....	727
<i>Jing-Hong Conan Zhan, Stewart S. Taylor</i>	
A 3 to 5GHz CMOS UWB LNA with Input Matching using Miller Effect	737
<i>Hyung-Jin Lee, Dong S. Ha, Sang S. Choi</i>	
A Fast-Settling PLL Frequency Synthesizer with Direct Frequency	747
<i>Xiaofei Kuang, Nanjian Wu</i>	
Electrical Funnel: A Broadband Signal Combining Method.....	757
<i>Ehsan Afshari, Harish Bhat, Xiaofeng Li, Ali Hajimiri</i>	
A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN	767
<i>Jongchan Kang, Ali Hajimiri, Bumman Kim</i>	
A UMTS-Compliant Fully Digitally Controlled Oscillator with 100Mhz Fine-Tuning Range in 0.13μm CMOS	777
<i>T. Pittorino, Y. Chen, V. Neubauer, T. Mayer, L. Maurer</i>	
Session 12 Overview: Nyquist ADCs.....	787
<i>Chair: Venu Gopinathan, Texas Instruments, Bangalore, India</i>	
<i>Associate Chair: Aaron Buchwald, Mobius Semiconductor, Irvine, CA</i>	
A 90nm CMOS 1.2V 10b Power and Speed Programmable Pipelined ADC with 0.5pJ/Conversion-Step.....	789
<i>Govert Geelen, Edward Paulus, Dobson Simanjuntak, Hein Pastoor, René Verlinden</i>	
A 10b 50MS/s Pipelined ADC with Opamp Current Reuse.....	799
<i>Seung-Tak Ryu, Bang-Sup Song, Kanti Bacrania</i>	
A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS	809
<i>Yasuhide Shimizu, Shigemitsu Murayama, Kohhei Kudoh, Hiroaki Yatsuda, Akihide Ogawa</i>	
Comparator-Based Switched-Capacitor Circuits For Scaled CMOS Technologies.....	819
<i>Todd Sepke, John K. Fiorenza, Charles G. Sodini, Peter Holloway, Hae-Seung Lee</i>	
A 25μW 100kS/s 12b ADC for Wireless Micro-Sensor Applications	829
<i>Naveen Verma, Anantha P. Chandrakasan</i>	
A 14b 100MS/s Digitally Self-Calibrated Pipelined ADC in 0.13μm CMOS.....	839
<i>Peter Bogner, Franz Kuttner, Claus Kropf, Thomas Hartig, Markus Burian, Hermann Eul</i>	
A 15mW 0.2mm² 10b 50MS/s ADC with Wide Input Range	849
<i>Hee-Cheol Choi, Ju-Hwa Kim, Sang-Min Yoo, Kang-Jin Lee, Tae-Hwan Oh, Mi-Jung Seo, Jae-Whui Kim</i>	
A 13b Linear 40MS/s Pipelined ADC with Self-Configured Capacitor Matching.....	859
<i>Sourja Ray, Bang-Sup Song</i>	
Session 13 Overview: Optical Communication	869
<i>Chair: Larry DeVito, Analog Devices, Wilmington, MA</i>	

Table of Contents

Associate Chair: Sung Min Park, Ewha Womans University, Seoul, Korea

A 9.95 to 11.1Gb/s XFP Transceiver in 0.13μm CMOS	871
<i>J. Kenney, D. Dalton, M. Eskiyeerli, E. Evans, B. Hilton, D. Hitchcox, T. Kwok, D. Mulcahy, C. McQuilkin, V. Reddy, S. Selvanayagam, P. Shepherd, W. Titus, L. DeVito</i>	
An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links	881
<i>Hyeon-min Bae, Jonathan Ashbrook, Jinki Park, Naresh Shanbhag, Andrew Singer, Sanjiv Chopra</i>	
A Monolithic Low-Bandwidth Jitter-Cleaning PLL with Hitless Switching for SONET/SDH Clock Generation	891
<i>Derrick C. Wei, Yunteng Huang, Bruno W. Garlepp, Jerrell Hein</i>	
A 24mW 1.25Gb/s 13kΩ Transimpedance Amplifier Using Active Compensation	901
<i>Chia-Ming Tsai, Li-Ren Huang</i>	
11Gb/s Monolithically Integrated Silicon Optical Receiver for 850nm Wavelength	911
<i>Robert Swoboda, Horst Zimmermann</i>	
A 10Gb/s Burst-Mode/Continuous-Mode Laser Driver with Current-Mode Extinction-Ratio Compensation Circuit	919
<i>Day-Wei Li, Chia-Ming Tsai</i>	
A 10Gb/s Photonic Modulator and WDM MUX/DEMUX Integrated with Electronics in 0.13μm SOI CMOS.....	929
<i>Andrew Huang, Cary Gunn, Guo-Liang Li, Yi Liang, Sina Mirsaidi, Adithyaram Narasimha, Thierry Pinguet</i>	
An Integrated VCSEL Driver for 10Gb Ethernet in 0.13μm CMOS.....	937
<i>Shahriar Rabii, Nikhil Acharya, Pak Chau, Joseph Dao, Arnold Feldman, Haw-Jyh Liaw, Dean Liu, Marc Loinaz, Manuel Luschas, Azmeer Salleh, Siddharth Sheth, Stefanos Sidiropoulos, Donald Stark, Shwetabh Verma</i>	
A 10Gb/s Burst-Mode Adaptive Gain Select Limiting Amplifier in 0.13μm CMOS	947
<i>Masafumi Nogawa, Yusuke Ohtomo, Shunji Kimura, Kazuyoshi Nishimura, Tomoaki Kawamura, Minoru Togashi</i>	
Session 14 Overview: Baseband and Channel Processing.....	957
<i>Chair: K. Lawrence Loh, MediaTek, Hsinchu City, Taiwan</i>	
<i>Associate Chair: Steffen Paul, Infineon, Munich, Germany</i>	
A 90nm CMOS Low-Power GSM/EDGE Multimedia-Enhanced Baseband Processor with 380MHz ARM9 and Mixed-Signal Extensions	959
<i>Thomas Lüftner, Jörg Berthold, Christian Pacha, Georg Georgakos, Guillaume Sauzon, Olaf Hömke, Jurij Beshenar, Peter Mahrla, Knut Just, Peter Hober, Stephan Henzler, Doris Schmitt-Landsiedel, Andre Yakovleff, Axel Klein, Richard Knight, Pramod Acharya, Hamid Mabrouki, Goulhamid Juhoor, Matthias Sauer</i>	
All Digital Spread Spectrum Clock Generator for EMI Reduction	969
<i>Simon Damphousse, Khalid Ouici, Ahmed Rizki, Martin Mallinson</i>	
A 630 MHz Direct Digital Frequency Synthesizer with 90dBc SFDR in 0.25μm CMOS	979
<i>Davide De Caro, Nicola Petra, Antonio G.M. Strollo</i>	
A 380MHz, 150mW Direct Digital Synthesizer/Mixer in 0.25μm CMOS.....	989
<i>Davide De Caro, Nicola Petra, Antonio G.M. Strollo</i>	
A DSSS UWB Digital PHY/MAC Transceiver for Wireless Ad hoc Mesh Networks with Distributed Control	999
<i>Akihiro Koyama, Hideki Iwami, Yasuhiko Mizoguchi, Shinsuke Tashiro, Fumihiko Nishiyama, Tomonari Yamagata, Yuhei Hashimoto, Masayuki Takada, Katsumi Watanabe, Jun Iwasaki, Mitsuhiro Suzuki</i>	
A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications	1009
<i>Lei-Fone Chen, Yuan Chen, Lu-Chung Chien, Ying-Hao Ma, Chia-Hao Lee, Yu-Wei Lin, Chien-Ching Lin, Hsuan-Yu Liu, Terng-Yin Hsu, Chen-Yi Lee</i>	
A 0.13μm CMOS SoC for All Format Blue and Red Laser DVD Front-end Digital Signal Processor	1019
<i>Mehdi Bathaee, Hamid Ghezelayagh, Wang Qin Heng, Dragos Nicolae, Octavian Fratu, Radu Pop, Gigi Dilimot, Vali Feies, Petronela Agache, Radu Ruscu, Miha Iorgulescu, Jing Gang, Wei Mao Lin, Ma Lei, Dong Zhao Hui, Wang Tao</i>	

Table of Contents

Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY.....	1029
<i>Jyh-Shin Pan, Tse-Hsiang Hsu, Hao-Cheng Chen, Jong-Woei Chen, Bing-Yu Hsieh, Hong-Ching Chen, Wei-Hsuan Tu, Chi-Ming Chang, Roger Lee, Ching-Ho Chu, Yuan-Chin Liu, Chuan-Cheng Hsiao, Chuan Liu, Lily Huang, Chia-Hua Chou, Chang-Long Wu, Meng-Hsueh Lin, Shang-Ping Chen, Brian Liu, Heng-Shou Hsu, Chun-Yiu Lin, Shang-Nien Tsai, Jenn-Ning Yang, Sean Chien, Kuan-Hua Chao, Chang-Po Ma, Yung Cheng, Shu-Hung Chou, Yih-Shin Weng, Ming-Shiam Tsai, Kun-Hung Hsieh, Kuang-Jung Chang, Jin-Chuan Hsu, Hsiu-Chen Peng, Alex Ho</i>	
Session 15 Overview: Organic Devices and Circuits	1039
<i>Chair: Bill Bidermann, BK Associates, Los Gatos, CA</i>	
<i>Associate Chair: Koji Kotani, Tohoku University, Sendai, Japan</i>	
Printable Electronics for Polymer RFID Applications.....	1041
<i>Markus Böhm, Andreas Ullmann, Dietmar Zipperer, Alexander Knobloch, Wolfram H. Glauert, Walter Fix</i>	
A 13.56MHz RFID System based on Organic Transponders	1049
<i>E. Cantatore, T. C. T. Geuns, A. F. A. Gruijthuijsen, G. H. Gelinck, S. Drews, D. M. de Leeuw</i>	
Printed Electronic Nose Vapor Sensors for Consumer Product Monitoring	1059
<i>Vivek Subramanian, Josephine B. Lee, Vincent H. Liu, Steven Molesa</i>	
An Organic FET SRAM for Braille Sheet Display with Back Gate to Increase Static Noise Margin.....	1067
<i>Makoto Takamiya, Tsuyoshi Sekitani, Yusaku Kato, Hiroshi Kawaguchi, Takao Someya, Takayasu Sakurai</i>	
Analog Signal Processing with Organic FETs.....	1077
<i>Nicolas Gay, Wolf-Joachim Fischer, Marcus Halik, Hagen Klauk, Ute Zschieschang, Günter Schmid</i>	
A 2V Organic Complementary Inverter	1087
<i>Stijn De Vusser, Soeren Steudel, Kris Myny, Jan Genoe, Paul Heremans</i>	
CMOS-on-Plastic Technology using Sequential Laterally Solidified Silicon Thin-Film Transistors.....	1097
<i>Michael G. Kane, Larry Goodman, Arthur H. Firester, Paul C. van der Wilt, Alex B. Limanov, James S. Im</i>	
Session 16 Overview: MEMS and Sensors	1105
<i>Chair: Farrokh Ayazi, Georgia Institute of Technology, Atlanta, GA</i>	
<i>Associate Chair: Hirofumi Sumi, Sony, Kanagawa, Japan</i>	
A 4.5mW Closed-Loop $\Delta\Sigma$ Micro-Gravity CMOS-SOI Accelerometer	1107
<i>Babak Vakili Amini, Reza Abdolvand, Farrokh Ayazi</i>	
A Programmable MEMS FSK Transmitter	1117
<i>Wan-Thai Hsu, Andrew R. Brown, Kenneth R. Cioffi</i>	
A Self-Resonant MEMS-based Electrostatic Field Sensor with 4V/m/vHz Sensitivity.....	1127
<i>Tim Denison, Jinbo Kuang, John Shafran, Michael Judy, Kent Lundberg</i>	
A CMOS Interface for a Gas-Sensor Array with a 0.5%-Linearity over 500k Ω -to-1G Ω Range and $\pm 2.5^\circ\text{C}$ Temperature Control Accuracy	1137
<i>M. Malfatti, D. Stoppa, A. Simoni, L. Lorenzelli, A. Adami, A. Baschiroto</i>	
A CMOS Temperature-to-Frequency Converter with an Inaccuracy of $\pm 0.5^\circ\text{C}$ (3σ) from -40 to 105°C	1147
<i>K.A.A. Makinwa, M.F. Snoeij</i>	
An Integrated Magnetic Sensor with Two Continuous-Time $\Delta\Sigma$ -Converters and Stress Compensation Capability	1157
<i>Mario Motz, Udo Ausserlechner, Wolfgang Scherr, Bernhard Schaffer</i>	
A 200dB Dynamic Range Iris-less CMOS Image Sensor with Lateral Overflow Integration Capacitor using Hybrid Voltage and Current Readout Operation.....	1167
<i>Nana Akahane, Rie Ryuzaki, Satoru Adachi, Koichi Mizobuchi, Shigetoshi Sugawa</i>	
A Back-Illuminated High-Sensitivity Small-Pixel Color CMOS Image Sensor with Flexible Layout of Metal Wiring.....	1177
<i>Shin Iwabuchi, Yasushi Maruyama, Yuko Ohgishi, Masafumi Muramatsu, Nobuhiro Karasawa, Teruo Hirayama</i>	

Table of Contents

Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes with Two SOI Timing Circuit Layers	1185
<i>Brian Aull, Jim Burns, Chenson Chen, Bradley Felton, Helen Hanson, Craig Keast, Jeff Knecht, Andrew Loomis, Matthew Renzi, Antonio Soares, Vyshnavi Suntharalingam, Keith Warner, Deanna Wolfson, Donna Yost, Doug Young</i>	
Session 17 Overview: RFID and RF Directions	1195
<i>Chair: Vadim Gutnik, Impinj, Newport Beach, CA</i>	
<i>Associate Chair: Hiroyuki Mizuno, Hitachi, Tokyo, Japan</i>	
An SOI-Based 7.5μm-Thick 0.15$\times$0.15mm² RFID Chip	1197
<i>Mitsuo Usami, Akira Sato, Hisao Tanabe, Toshiaki Iwamatsu, Shigeto Maegawa, Yuzuru Ohji</i>	
A Passive UHF RFID Tag LSI with 36.6% Efficiency CMOS-Only Rectifier and Current-Mode Demodulator in 0.35μm FeRAM Technology	1207
<i>Hiroyuki Nakamoto, Daisuke Yamazaki, Takuji Yamamoto, Hajime Kurata, Satoshi Yamada, Kenji Mukaida, Tsuzumi Ninomiya, Takashi Ohkawa, Shoichi Masui, Kunihiko Gotoh</i>	
A 3.4Mb/s RFID Front-end for Proximity Applications Based on a Delta-modulator	1217
<i>B. Gomez, G. Masson, P. Villard, G. Robert, F. Dehmas, J. Reverdy</i>	
A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss and Noise Reduction.....	1225
<i>Daquan Huang, William Hant, Ning-Yi Wang, Tai W. Ku, Qun Gu, Raymond Wong, Mau-Chung F. Chang</i>	
A 5.4GHz 0.35μm BiCMOS FBAR Resonator Oscillator in Above-IC Technology.....	1235
<i>Mohammed Aissi, Eric Tournier, Marc-Alexandre Dubois, Guy Parat, Robert Plana</i>	
Dielectrically Transduced Single-Ended to Differential MEMS Filter	1243
<i>Dana Weinstein, Hengky Chandralim, Lih Feng Cheow, Sunil A. Bhawe</i>	
A Low-Power 2.4GHz CMOS Receiver Front-End Using BAW Resonators	1251
<i>J������ Chabloz, Claude M������, Franz Pengg, Aur������ Pezous, Christian Enz, Marc-Alexandre Dubois</i>	
A Miniature V-band 3-Stage Cascode LNA in 0.13μm CMOS	1261
<i>Chieh-Min Lo, Chin-Shen Lin, Huei Wang</i>	
Session 18 Overview: Clock and Data Recovery	1271
<i>Chair: Roger Minear, Wyomissing, PA</i>	
<i>Associate Chair: Bob Payne, Texas Instruments, Dallas, TX</i>	
A 25Gb/s CDR in 90nm CMOS for High-Density Interconnects	1273
<i>Christian Kromer, Gion Sialm, Christian Menolfi, Martin Schmatz, Frank Ellinger, Heinz J������</i>	
A 2.5Gb/s Multi-Rate 0.25μm CMOS CDR Utilizing a Hybrid Analog/Digital Loop Filter	1283
<i>Michael H. Perrott, Yunteng Huang, Rex T. Baird, Bruno W. Garlepp, Ligang Zhang, Jerrell P. Hein</i>	
A 0.03mm² 9mW Wide-Range Duty-Cycle-Correcting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface.....	1293
<i>Yusuke Tokunaga, Shiro Sakiyama, Shiro Dosho, Yasuyuki Doi, Makoto Hattori</i>	
Improving CDR Performance via Estimation.....	1303
<i>Haechang Lee, Akash Bansal, Yohan Frans, Jared Zerbe, Stefanos Sidiropoulos, Mark Horowitz</i>	
A 3.2Gb/s Semi-Blind-Oversampling CDR	1311
<i>Marcus van Ierssel, Ali Sheikholeslami, Hirotaka Tamura, William W. Walker</i>	
Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links.....	1321
<i>Hamid Partovi, Wolfgang Walther, Luca Ravezzi, Paul Lindt, Sivaraman Chokkalingam, Karthik Gopalakrishnan, Andreas Blum, Otto Schumacher, Claudio Andreotti, Michael Bruennert, Bruno Celli-Urbani, Dirk Friebe, Ivo Koren, Michael Verbeck, Ulrich Lange</i>	
A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector.....	1331
<i>Sangjin Byun, Jyung Chan Lee, Jae Hoon Shim, Kwangjoon Kim, Hyun-Kyu Yu</i>	
A 20Gb/s Embedded Clock Transceiver in 90nm CMOS	1341
<i>J. Jaussi, B. Casper, M. Mansuri, F. O'Mahony, K. Canagasaby, J. Kennedy, R. Mooney</i>	
Session 19 Overview: Analog Techniques.....	1351
<i>Chair: Axel Thomsen, Silicon Laboratories, Austin, TX</i>	

Table of Contents

Associate Chair: Doug Smith, SMSC, Austin, TX

A 240W Monolithic Class-D Audio Amplifier Output Stage	1353
<i>F. Nyboe, C. Kaya, L. Risbo, P. Andreani</i>	
Frequency Compensation of an SOI Bipolar-CMOSDMOS Car Audio PA	1363
<i>Ronan van der Zee, Remko van Heeswijk</i>	
A Digital Input Controller for Audio Class-D Amplifiers with 100W 0.004% THD+N and 113dB DR.....	1373
<i>Toru Ido, Sonny Ishizuka, Lars Risbo, Fumitaka Aoyagi, Toshi Hamasaki</i>	
A 4.1mW 79dB-DR 4th-order Source-Follower-Based Continuous-Time Filter for WLAN Receivers	1383
<i>S. D'Amico, M. Conta, A. Baschiroto</i>	
A Micropower Chopper-Stabilized Operational Amplifier using a SC Notch Filter with Synchronous Integration inside the Continuous-Time Signal Path	1393
<i>Rod Burt, Joy Zhang</i>	
A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18μm SiGe Process	1403
<i>Siamak Abedinpour, Bertan Bakaloglu, Sayfe Kiaei</i>	
A CMOS-Control Rectifier for Discontinuous-Conduction Mode Switching DC-DC Converters.....	1413
<i>Tsz Yin Man, Philip K.T. Mok, Mansun Chan</i>	
Session 20 Overview: WLAN/WPAN.....	1423
<i>Chair: Arya Behzad, Broadcom, San Diego, CA</i>	
<i>Associate Chair: Jan Craninckx, IMEC, Leuven, Belgium</i>	
A 5GHz 108Mb/s 2$\times$2 MIMO Transceiver with Fully Integrated +16dBm PAs in 90nm CMOS	1425
<i>Y. Palaskas, A. Ravi, S. Pellerano, B. R. Carlton, M. A. Elmala, R. Bishop, G. Banerjee, R. B. Nicholls, S. Ling, S. S. Taylor, K. Soumyanath</i>	
An IEEE 802.11a/b/g SoC for Embedded WLAN Applications	1435
<i>Lalitkumar Nathawad, David Weber, Shahram Abdollahi, Phoebe Chen, Syed Enam, Brian Kaczynski, Alireza Kheirkhahi, MeeLan Lee, Sotirios Limotyrakis, Keith Onodera, Katelijn Vleugels, Masoud Zargari, Bruce Wooley</i>	
A Wireless Transceiver with Integrated Data Converters for 802.11a/b/g Access Points.....	1445
<i>T. Montalvo, C. Angell, D. McLaurin, C. Petersen, E. Fogleman, J. Brunsilius, P. Brown, E. Yetis, J. Bray, M. Kessler, B. Tenbroek</i>	
A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with Local Oscillation Feedthrough and I/Q Imbalance Cancellation.....	1455
<i>C. Paul Lee, Arya Behzad, Dayo Ojo, Mike Kappes, Stephen Au, Meng-An Pan, Keith Carter, Shirley Tian</i>	
An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13μm CMOS with 400mV Supply and an Integrated Passive RX Front-End.....	1465
<i>Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera, Kristofer S. J. Pister</i>	
A Fully Integrated 2.4GHz IEEE 802.15.4 Compliant Transceiver for ZigBee Applications.....	1475
<i>Wolfram Kluge, Frank Poegel, Hendrik Roller, Matthias Lange, Tilo Ferchland, Lutz Dathe, Dietmar Eggert</i>	
A 10.8mA Single Chip Transceiver for 430MHz Narrowband Systems in 0.15μm CMOS	1485
<i>George Hayashi, Akihiro Sawada, Takashi Morie, Kazuhiro Matsuyama, Ryangsu Kim, Seichiro Yoshida, Akinori Matsumoto, Katsumasa Hijikata, Kazuo Matsukawa, Yoshihiro Tamura, Jun Ogawa, Toshio Takita</i>	
A Fully Integrated Auto-Calibrated Super-Regenerative Receiver	1495
<i>Jia-Yi Chen, Michael P. Flynn, John P. Hayes</i>	
Session 21 Overview: Advanced Clocking, Logic and Signaling Techniques.....	1505
<i>Chair: Thucydides Xanthopoulos, Cavium Networks, Marlboro, MA</i>	
<i>Associate Chair: Sohichi Miyata, SHARP, Osaka, Japan</i>	
Free-Running Ring Frequency Synthesizer	1507
<i>Daniel J. Allen, Adam L. Carley</i>	
Clock Generation and Distribution of a Dual-Core Xeon® Processor with 16MB L3 Cache	1517
<i>Simon Tam, Justin Leung, Rahul Limaye, Sam Choy, Sujal Vora, Mitsuhiro Adachi</i>	

Table of Contents

A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor	1527
<i>Michael G. R. Thomson, Phillip J. Restle, Norman K. James</i>	
A Receiver with Start-up Initialization and Programmable Delays for Wireless Clock Distribution	1535
<i>Xiaoling Guo, Dong-Jun Yang, Ran Li, Kenneth K. O</i>	
A 1.1GHz Charge-Recovery Logic	1545
<i>Visvesh Sathe, Juang-Ying Chueh, Marios Papaefthymiou</i>	
A 3.5GHz Rotary-Traveling-Wave-Oscillator Clocked Dynamic Logic Family in 0.25μm CMOS	1555
<i>John Wood, Tim Edwards, Conrad Ziesler</i>	
Distributed Loss Compensation for Low-latency On-chip Interconnects	1563
<i>Anup P. Jose, Kenneth L. Shepard</i>	
Present (and Future) Classic Circuits with Less Than 25 Transistors.....	1573
<i>Organizer: JoAnn Close, Analog Devices, San Jose, CA</i>	
<i>Chair: Bill Redman-White, Philips Semiconductors and Southampton University, Southampton, United Kingdom</i>	
What is Next to be Offshored, IC Design Jobs or IC Design Future?	1575
<i>Organizer: Hui Pan, Broadcom, Irvine, CA Chair: John Stonick, Synopsys, Hillsboro, OR</i>	
Sensors On The Move.....	1577
<i>Organizer: Kofi A.A. Makinwa, Delft University of Technology, Delft, The Netherlands</i>	
<i>Chair: Herman Casier, AML Semiconductor, Oudenaarde, Belgium</i>	
Session 22 Overview: Low Power Multimedia	1579
<i>Chair: Yiwan Wong, Hong Kong Applied Science and Technology Research Institute, Hong Kong, China</i>	
<i>Associate Chair: Won Namgoong, University of Southern California, Los Angeles, CA</i>	
A 125μW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications	1581
<i>Tsu-Ming Liu, Ting-An Lin, Sheng-Zen Wang, Wen-Ping Lee, Kang-Cheng Hou, Jiun-Yan Yang, Chen-Yi Lee</i>	
124MS/s Pixel-Pipelined Motion-JPEG 2000 Codec without Tile Memory	1591
<i>Yu-Wei Chang, Hung-Chi Fang, Chih-Chi Cheng, Chun-Chia Chen, Chung-Jr Lian, Shao-Yi Chien, Liang-Gee Chen</i>	
A 160kGate 4.5kB SRAM H.264 Video Decoder for HDTV Applications	1601
<i>C. C. Lin, J. I. Guo, H. C. Chang, Y. C. Yang, J. W. Chen, M. C. Tsai, J. S. Wang</i>	
A 120Mvertices/s Multi-threaded VLIW Vertex Processor for Mobile Multimedia Applications.....	1611
<i>Chang-Hyo Yu, Kyusik Chung, Donghyun Kim, Lee-Sup Kim</i>	
A 40GOPS 250mW Massively Parallel Processor Based on Matrix Architecture.....	1621
<i>Masami Nakajima, Hideyuki Noda, Katsumi Dosaka, Kiyoshi Nakata, Motoki Higashida, Osamu Yamamoto, Katsuya Mizumoto, Hiroyuki Kondo, Yukihiko Shimazu, Kazutami Arimoto, Kazunori Saitoh, Toru Shimizu</i>	
A 5mW MPEG4 SP Encoder with 2D Bandwidth-Sharing Motion Estimation for Mobile Applications	1631
<i>Chia-Ping Lin, Po-Chih Tseng, Yao-Ting Chiu, Siou-Shen Lin, Chih-Chi Cheng, Hung-Chi Fang, Wei-Min Chao, Liang-Gee Chen</i>	
6.33mW MPEG Audio Decoding on a Multimedia Processor	1641
<i>Yoshitaka Ueda, Hideki Yamauchi, Mamoru Mukuno, Shinji Furuichi, Mayumi Fujisawa, Fei Qiao, Huazhong Yang</i>	
Session 23 Overview: Technology and Architecture Directions	1651
<i>Chair: Werner Weber, Infineon, Munich, Germany</i>	
<i>Associate Chair: C-K Wang, National Taiwan University, Taipei, Taiwan</i>	
Active Circuits for Ultra-high Efficiency Micropower Generators using Nickel-63 Radioisotope.....	1653
<i>Rajesh Duggirala, Hui Li, Amit Lal</i>	
Circuit Design Issues in Multi-Gate FET CMOS Technologies	1661
<i>Christian Pacha, Klaus von Arnim, Thomas Schulz, Weize Xiong, Michael Gostkowski, Gerhard Knoblinger, Andrew Marshall, Thomas Nirschl, Joerg Berthold, Christian Russ, Harald Gossner, Charvaka Duvvury, Paul Patruno, Rinn Cleavelin, Klaus Schruefer</i>	

Table of Contents

A Low-Power True Random Number Generator using Random Telegraph Noise of Single Oxide-Traps	1671
<i>Ralf Brederlow, Ramesh Prakash, Christian Paulus, Roland Thewes</i>	
A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link.....	1681
<i>Noriyuki Miura, Daisuke Mizoguchi, Mari Inoue, Kiichi Niitsu, Yoshihiro Nakagawa, Masamoto Tago, Muneo Fukaishi, Takayasu Sakurai, Tadahiro Kuroda</i>	
Optical Interconnect Technologies for High-Speed VLSI Chips Using Silicon Nano-Photonics	1691
<i>Keishi Ohashi, Junichi Fujikata, Masafumi Nakada, Tsutomu Ishi, Kenichi Nishi, Hirohito Yamada, Muneo Fukaishi, Masayuki Mizuno, Koichi Nose, Ichiro Ogura, Yutaka Urino, Toshio Baba</i>	
An Asynchronous Array of Simple Processors for DSP Applications	1701
<i>Zhiyi Yu, Michael Meeuwsen, Ryan Apperson, Omar Sattari, Michael Lai, Jeremy Webb, Eric Work, Tinoosh Mohsenin, Mandeep Singh, Bevan Baas</i>	
System-in-Silicon Architecture and its Application to H.264/AVC Motion Estimation for 1080HDTV	1711
<i>Kouichi Kumagai, Changqi Yang, Hitoshi Izumino, Nobuyuki Narita, Keisuke Shinjo, Shin-ichi Iwashita, Yuji Nakaoka, Tomohiro Kawamura, Hideo Komabashiri, Tsukasa Minato, Atsushi Ambo, Takamasa Suzuki, Zhenyu Liu, Yang Song, Satoshi Goto, Takeshi Ikenaga, Yoshihiro Mabuchi, Kenji Yoshida</i>	
A Chip-scale Electrical Soliton Modelocked Oscillator	1721
<i>David S. Ricketts, Donhee Ham</i>	
Session 24 Overview: High-Performance Digital Circuits	1731
<i>Chair: David Blaauw, University of Michigan, Ann Arbor, MI</i>	
<i>Associate Chair: Masayuki Mizuno, NEC, Kanagawa, Japan</i>	
4GHz+ Low-Latency Fixed-Point and Binary Floating-Point Execution Units for the POWER6 Processor	1733
<i>B. Curran, B. McCredie, L. Sigal, E. Schwarz, B. Fleischer, Y-H. Chan, D. Webber, M. Vaden, A. Goyal</i>	
A 240ps 64b Carry-Lookahead Adder in 90nm CMOS	1741
<i>Sean Kao, Radu Zlatanovici, Borivoje Nikolic</i>	
A 64b Adder Using Self-Calibrating Differential Output Prediction Logic	1751
<i>K. H. Chong, Larry McMurchie, Carl Sechen</i>	
A Leakage Current Replica Keeper for Dynamic Circuits	1761
<i>Yolin Lih, Nestoras Tzartzanis, William W. Walker</i>	
An On-Chip Delay- and Skew-Insensitive Multi- Cycle Communication Scheme.....	1771
<i>Peter Caputa, Christer Svensson</i>	
A 14:1 Dynamic MUX FF with Select Activity Detection.....	1781
<i>M. Sumita, T. Wada</i>	
An 8.8GHz 198mW 16x64b 1R/1W Variation- Tolerant Register File in 65nm CMOS	1791
<i>Steven Hsu, Amit Agarwal, Mark Anders, Sanu Mathew, Ram Krishnamurthy, Shekhar Borkar</i>	
Session 25 Overview: RF/IF Circuits	1805
<i>Chair: Tom Schiltz, Linear Technology, Colorado Springs, CO</i>	
<i>Associate Chair: Satoshi Tanaka, Hitachi, Tokyo, Japan</i>	
A Multipath Technique for Canceling Harmonics and Sidebands in a Wideband Power Upconverter.....	1807
<i>R. Shrestha, E. Mensink, E.A.M. Klumperink, G.J.M. Wienk, B. Nauta</i>	
A Complex Image Rejection Circuit with Sign Detection Only	1817
<i>Supisa Lerstaveesin, Bang-Sup Song</i>	
On-chip Image Rejection in a Low-IF CMOS Receiver	1827
<i>Mohammad Hajiostam, Ken Martin</i>	
Active 2nd-Order Intermodulation Calibration for Direct-Conversion Receivers.....	1837
<i>Minghui Chen, Yue Wu, M. Frank Chang</i>	
A 2.2GHz Sub-Harmonic Mixer for Direct- Conversion Receivers in 0.13μm CMOS.....	1847
<i>Henry C. Jen, Steven C. Rose, Robert G. Meyer</i>	
A Blocker-Vigilant Channel-Select Filter with Adaptive IIP3 and Power Dissipation	1857
<i>Atsushi Yoshizawa, Yannis Tsividis</i>	

Table of Contents

An IP2 Improvement Technique for Zero-IF Down-Converters	1867
<i>Hooman Darabi, Hea Joung Kim, Janice Chiu, Brima Ibrahim, Louie Serrano</i>	
Low Flicker-Noise Quadrature Mixer Topology	1877
<i>Raja S Pallela, Tirdad Sowlati, Dmitriy Rozenblit</i>	
Session 26 Overview: Cellular Building Blocks and SoCs	1887
<i>Chair: Charles Chien, SST Communications, Marina Del Rey, CA</i>	
<i>Associate Chair: Jacques Rudell, Intel, Santa Clara, CA</i>	
A 750mV 15kHz 1/f Noise Corner 51dBm IIP2 Direct-Conversion Front-End for GSM in 90nm CMOS	1889
<i>Massimo Brandolini, Marco Sosio, Francesco Svelto</i>	
A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO.....	1899
<i>Antonio Liscidini, Andrea Mazzanti, Riccardo Tonietto, Luca Vandi, Pietro Andreani, Rinaldo Castello</i>	
A 20mW 3.24mm² Fully Integrated GPS Radio for Cell-Phones.....	1909
<i>V. Della Torre, M. Conta, R. Chokkalingam, G. Cusmai, P. Rossi, F. Svelto</i>	
Wideband Image-Rejection Circuit for Low-IF Receivers	1919
<i>Koji Maeda, Willy Hioe, Yasuyuki Kimura, Satoshi Tanaka</i>	
A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration	1929
<i>Manoj Gupta, Bang-Sup Song</i>	
An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS.....	1939
<i>R. Bagheri, A. Mirzaei, S. Chehrizi, M. Heidari, M. Lee, M. Mikhemar, W. Tang, A. Abidi</i>	
A Fully Integrated SoC for GSM/GPRS in 0.13μm CMOS	1949
<i>Pierre-Henri Bonnaud, Markus Hammes, Andre Hanke, Jens Kissing, Rudolf Koch, Eric Labarre, Christoph Schwoerer</i>	
A 1.9GHz Single-Chip CMOS PHS Cellphone	1959
<i>Srenik Mehta, William W. Si, Hiran Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin Hwang, Suni Mendis, David Su, Bruce Wooley</i>	
A 1.7GHz 1.5W CMOS RF Doherty Power Amplifier for Wireless Communications.....	1969
<i>Naratip Wongkommet, Luns Tee, Paul R. Gray</i>	
A 1.2V Dual-Mode GSM/WCDMA $\Delta\Sigma$ Modulator in 65nm CMOS.....	1979
<i>Jere Järvinen, Kari Halonen</i>	
Session 27 Overview: Image Sensors.....	1989
<i>Chair: Boyd Fowler, Fairchild Imaging, Milpitas, CA</i>	
<i>Associate Chair: Makoto Ikeda, University of Tokyo, Tokyo, Japan</i>	
A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change	1991
<i>Satoshi Yoshihara, Masaru Kikuchi, Yoshiharu Ito, Yoshiaki Inada, Souichiro Kuramochi, Hayato Wakabayashi, Masafumi Okano, Ken Koseki, Hiromi Kuriyama, Junichi Inutsuka, Akari Tajima, Tadashi Nakajima, Yoshiharu Kudoh, Fumihiko Koga, Yasuo Kasagl, Shinya Watanabe, Tetsuo Nomoto</i>	
1/2-inch 7.2MPixel CMOS Image Sensor with 2.25μm Pixels Using 4-Shared Pixel Structure for Pixel-Level Summation	2001
<i>Young Chan Kim, Yi Tae Kim, Sung Ho Choi, Hae Kyung Kong, Sung In Hwang, Ju Hyun Ko, Bum Suk Kim, Tetsuo Asaba, Su Hun Lim, June Soo Hahn, Joon Hyuk Im, Tae Seok Oh, Duk Min Yi, Jong Moon Lee, Woon Phil Yang, Jung Chak Ahn, Eun Seung Jung, Yong Hee Lee</i>	
A 3MPixel Low-Noise Flexible Architecture CMOS Image Sensor	2011
<i>Jungwook Yang, Keith G. Fife, Lane Brooks, Charles G. Sodini, Andrew Betts, Pavan Mudumuru, Hae-Seung Lee</i>	
A CMOS Imager with Column-Level ADC Using Dynamic Column FPN Reduction	2021
<i>M.F. Snoeij, A. Theuwissen, K. Makinwa, J.H. Huijsing</i>	
High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor	2031
<i>Yoshikazu Nitta, Yoshinori Muramatsu, Kiyotaka Amano, Takayuki Toyama, Jun Yamamoto, Koji Mishina, Atsushi Suzuki, Tadayuki Taura, Akihiko Kato, Masaru Kikuchi, Yukihiko Yasui, Hideo Nomura, Noriyuki Fukushima</i>	

Table of Contents

A 14b 74MS/s CMOS AFE for True High-Definition Camcorders.....	2039
<i>Ronald A. Kapusta, Shingo Hatanaka, Steven J. Decker, Jianrong Chen, David Foley, Anthony Wellinger, Murat Ozbas, Dan F. Kelly, Mark T. Sayuk, William G. Schofield, Katsu Nakamura</i>	
CMOS Image Sensor with integrated 4Gb/s Camera Link Transmitter	2047
<i>Alex Krymski, Kenji Tajima</i>	
A 128×128 33mW 30frames/s Single-Chip Stereo Imager	2057
<i>Ralf M. Philipp, Ralph Etienne-Cummings</i>	
A 128×128 120dB 30mW Asynchronous Vision Sensor that Responds to Relative Intensity Change	2067
<i>P. Lichtsteiner, C. Posch, T. Delbruck</i>	
Session 28 Overview: Wireline Building Blocks.....	2077
<i>Chair: Kevin Kornegay, Georgia Institute of Technology, Atlanta, GA</i>	
<i>Associate Chair: Herman Casier, AMI Semiconductors, Oudenaarde, Belgium</i>	
A 5V AC-Powered CMOS Filter-Selectivity Booster for POTS/ADSL Splitter Size Reduction	2079
<i>Eduard Sackinger, Aner Tennen, Dima Shulman, Barkat Wani, Marta Rambaud, Drahoslav Lim, Fred Larsen, George S. Moschytz</i>	
A DC-to-44-GHz 19dB Gain Amplifier in 90nm CMOS Using Capacitive Bandwidth Enhancement	2089
<i>Jonas R. M. Weiss, Marcel A. Kossel, Christian Menolfi, Thomas Morf, Martin L. Schmatz, Thomas Toifl, Heinz Jaeckel</i>	
A 10Gb/s CMOS AGC Amplifier with 35dB Dynamic Range for 10Gb Ethernet.....	2099
<i>Chih-Fan Liao, Shen-Iuan Liu</i>	
A 20Gb/s Bidirectional Transceiver Using a Resistor-Transconductor Hybrid	2109
<i>Yasumoto Tomita, Hirotaka Tamura, Masaya Kibune, Junji Ogawa, Kohtaroh Gotoh, Tadahiro Kuroda</i>	
A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling.....	2119
<i>Koichi Nose, Mikihiro Kajita, Masayuki Mizuno</i>	
1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications	2129
<i>T. Okayasu, M. Suda, K. Yamamoto, S. Kantake, S. Sudou, D. Watanabe</i>	
A Clock Duty-Cycle Correction and Adjustment Circuit	2139
<i>James S. Humble, Patrick J. Zabinski, Barry K. Gilbert, Erik S. Daniel</i>	
Performance Variations of a 66GHz Static CML Divider in 90nm CMOS.....	2149
<i>Jean-Olivier Plouchart, Jonghae Kim, Victor Karam, Robert Trzcinski, Jeff Gross</i>	
A 20Gb/s 1:4 DEMUX without Inductors in 0.13µm CMOS.....	2159
<i>Byung-Guk Kim, Lee-Sup Kim, Sangjin Byun, Hyun-Kyu Yu</i>	
104Gb/s 211-1 and 110Gb/s 29-1 PRBS Generator n InP HBT Technology	2167
<i>Torgil Kjellberg, Joakim Hallin, Thomas Swahn</i>	
Session 29 Overview: Power Management and Distribution.....	2177
<i>Chair: Atila Alvandpour, Linköping University, Sweden</i>	
<i>Associate Chair: Hannu Tenhunen, Royal Institute of Technology, Sweden</i>	
Power Distribution Measurements of the Dual Core PowerPC TM 970MP Microprocessor	2179
<i>Hendrik F. Hamann, Alan Weger, James Lacey, Erwin Cohen, Craig Atherton</i>	
A Linear Regulator with Fast Digital Control for Biasing Integrated DC-DC Converters	2187
<i>Peter Hazucha, Sung Tae Moon, Gerhard Schrom, Fabrice Paillet, Donald S. Gardner, Saravanan Rajapandian, Tanay Karnik</i>	
Increasing Microprocessor Speed by Massive Application of On-Die High-K MIM Decoupling Capacitors.....	2197
<i>Héctor Sánchez, Bill Johnstone, Doug Roberts, Om Mandhana, Brad Melnick, Muhsin Celik, Mike Baker, Jim Hayden, Byoung Min, John Edgerton, Bruce White</i>	
Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor.....	2207
<i>Yusuke Kanno, Hiroyuki Mizuno, Yoshihiko Yasu, Kenji Hirose, Yasuhisa Shimazaki, Tadashi Hoshi, Yujiro Miyairi, Toshifumi Ishii, Tetsuya Yamada, Takahiro Irita, Toshihiro Hattori, Kazumasa Yanagisawa, Naohiko Irie</i>	

Table of Contents

A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor,	2217
<i>Toshihiro Hattori, Takahiro Irita, Masayuki Ito, Eiji Yamamoto, Hisashi Kato, Go Sado, Tetsuhiro Yamada, Kunihiro Nishiyama, Hiroshi Yagi, Takao Koike, Yoshihiko Tsuchihashi, Motoki Higashida, Hiroyuki Asano, Izumi Hayashibara, Ken Tatezawa, Yasuhisa Shimazaki, Naozumi Morino, Kenji Hirose, Saneaki Tamaki, Shinichi Yoshioka, Reiko Tsuchihashi, Nobuto Arai, Tomohiro Akiyama, Koji Ohno</i>	
A Signal-Integrity Self-Test Concept for Debugging Nanometer CMOS ICs	2227
<i>Violeta Petrescu, Marcel Pelgrom, Harry Veendrick, Praveen Pavithran, Jean Wieling</i>	
ESD Protection for Mixed-Voltage I/O in Low-Voltage Thin-Oxide CMOS	2237
<i>Ming-Dou Ker, Wei-Jen Chang, Chang-Tzu Wang, Wen-Yi Chen</i>	
A Circuit for Reducing Large Transient Current Effects on Processor Power Grids.....	2245
<i>Eskinder Hailu, David Boerstler, Kazuhiko Miki, Jieming Qi, Michael Wang, Mack Riley</i>	
Session 30 Overview: Silicon for Biology.....	2253
<i>Chair: Glenn Gulak, University of Toronto, Toronto, Canada</i>	
<i>Associate Chair: Hoi-Jun Yoo, KAIST, Daejeon, Korea</i>	
Neurons to Silicon: Implantable Prosthesis Processor	2255
<i>Stephen O'Driscoll, Teresa Meng, Krishna Shenoy, Caleb Kemere</i>	
A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System	2265
<i>Reid Harrison, Paul Watkins, Ryan Kier, Robert Lovejoy, Daniel Black, Richard Normann, Florian Solzbacher</i>	
A 360-Channel Speech Preprocessor that Emulates the Cochlear Amplifier.....	2275
<i>Bo Wen, Kwabena Boahen</i>	
A 2Mb/s Wideband Pulse Transceiver with Direct-Coupled Interface for Human Body Communications	2285
<i>Seong-Jun Song, Namjun Cho, Sunyoung Kim, Jerald Yoo, Hoi-Jun Yoo</i>	
CMOS Integrated DNA Chip for Quantitative DNA Analysis	2295
<i>Nobuhiro Gemma, Shin-ichi O'uchi, Hideyuki Funaki, Jun Okada, Sadato Hongo</i>	
A Wireless Bio-MEMS Sensor for C-Reactive Protein Detection Based on Nanomechanics	2305
<i>C.-H. Chen, R.-Z. Hwang, L.-S. Huang, S. Lin, H.-C. Chen, Y.-C. Yang, Y.-T. Lin, S.-A. Yu, Y.-H. Wang, N.-K. Chou, S.-S. Lu</i>	
Session 31 Overview: Very High-Speed ADCs and DACs	2315
<i>Chair: Dieter Draxelmayr, Infineon, Villach, Austria</i>	
<i>Associate Chair: Gabriele Manganaro, National Semiconductor, Salem, NH</i>	
A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process	2317
<i>Geert Van der Plas, Stefaan Decoutere, Stéphane Donnay</i>	
A 90nm CMOS 1.2V 6b 1GS/s Two-Step Subranging ADC	2327
<i>Pedro M. Figueiredo, Paulo Cardoso, Ana Lopes, Carlos Fachada, Naoyuki Hamanishi, Ken Tanabe, João Vital</i>	
A 4GS/s 4b Flash ADC in 0.18μm CMOS.....	2337
<i>Sunghyun Park, Yorgos Palaskas, Michael P. Flynn</i>	
A 22GS/s 5b ADC in 0.13μm SiGe BiCMOS	2347
<i>Peter Schvan, Daniel Pollex, Shing-Chi Wang, Chris Falt, Naim Ben-Hamida</i>	
A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13μm CMOS.....	2357
<i>Shuo-Wei Mike Chen, Robert W. Brodersen</i>	
A 1GS/s 11b Time-Interleaved ADC in 0.13μm CMOS	2367
<i>Sandeep Gupta, Michael Choi, Michael Inerfield, Jingbo Wang</i>	
A Bandpass $\Delta\Sigma$ RF-DAC with Embedded FIR Reconstruction Filter	2377
<i>Shahin Mehdizad Taleie, Tino Copani, Bertan Bakaloglu, Sayfe Kiaei</i>	
A 0.36W 6b up to 20GS/s DAC for UWB Wave Formation.....	2387
<i>Dalius Baranauskas, Denis Zelenin</i>	
A 14b 100MS/s DAC with Fully Segmented Dynamic Element Matching.....	2397
<i>Kok Lim Chan, Ian Galton</i>	

Table of Contents

Session 32 Overview: PLLs, VCOs, and Dividers.....	2407
<i>Chair: Ian Galton, University of California, San Diego, La Jolla, California</i>	
<i>Associate Chair: Takehiko Nakao, Toshiba, Kawasaki, Japan</i>	
A PVT-Tolerant Low-1/f Noise Dual-Loop Hybrid PLL in 0.18μm CMOS.....	2409
<i>Hyung-Rok Lee, Ook Kim, Keewook Jung, John Shin, Deog-Kyoon Jeong</i>	
A 0.5 to 2.5GHz PLL with Fully Differential Supply-Regulated Tuning.....	2419
<i>Merrick Brownlee, Pavan Kumar Hanumolu, Kartikeya Mayaram, Un-Ku Moon</i>	
A PLL for a DVD$\times$16 Write System with 63 Output Phases and 32ps Resolution	2429
<i>Shiro Doshio, Shiro Sakiyama, Noriaki Takeda, Yusuke Tokunaga, Takashi Morie</i>	
A Spur Suppression Technique for Phase-Locked Frequency Synthesizers	2439
<i>Tai-Cheng Lee, Wei-Liang Lee</i>	
A 6.25GHz 1V LC-PLL in 0.13μm CMOS	2449
<i>Richard Gu, Ah-Lyan Yee, Yiqun Xie, Wai Lee</i>	
A Reversible Poly-Phase Distributed VCO	2459
<i>Nestoras Tzartzanis, William W. Walker</i>	
A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS	2469
<i>George von Bühren, Christian Kromer, Frank Ellinger, Alex Huber, Martin Schmatz, Heinz Jäckel</i>	
70GHz CMOS Harmonic Injection-Locked Divider	2479
<i>Ken Yamamoto, Minoru Fujishima</i>	
A 16-to-18GHz 0.18μm Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider	2489
<i>Hui Wu, Lin Zhang</i>	
Session 33 Overview: Mobile TV.....	2499
<i>Chair: Bud Taddiken, Microtune, Plano, TX</i>	
<i>Associate Chair: Sang-Gug Lee, Information and Communications University, Daejeon, Korea</i>	
A 0.18μm CMOS Dual-Band Direct-Conversion DVB-H Receiver	2501
<i>I. Vassiliou, K. Vavelidis, S. Bouras, S. Kavadias, Y. Kokolakis, G. Kamoulakos, A. Kyranas, C. Kapnistis, N. Haralabidis</i>	
A Multi-Band Multi-Mode CMOS Direct-Conversion DVB-H Tuner	2511
<i>Young-jin Kim, Jae-wan Kim, Viktor N. Parkhomenko, Donghyun Baek, Jae-heon Lee, Eun-yung Sung, Ilku Nam, Byeong-ha Park</i>	
Dual-band Single-Ended-Input Direct-Conversion DVB-H Receiver.....	2521
<i>Michael Womac, Armin Deiss, Tom Davis, Ron Spencer, Buddhika Abesingha, Philip Hisayasu</i>	
A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting	2531
<i>Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico</i>	
A 100mW Dual-Band CMOS Mobile-TV Tuner IC for T-DMB/DAB and ISDB-T.....	2541
<i>Bonkee Kim, Tae Wook Kim, Youngho Cho, Min-Su Jeong, Seyeob Kim, Heeyong Yoo, Seong-Mo Moon, Tae-Ju Lee, Jin-Kyu Lim, Boeun Kim</i>	
A 1.8dB NF 112mW Single-Chip Diversity Tuner for 2.6GHz S-DMB Applications.....	2551
<i>Myung-Woon Hwang, Sungho Beck, Sunki Min, Sanghoon Lee, Seungyup Yoo, Kyoo Hyun Lim, Hyosun Jung, Jeong-Cheol Lee, Seokyong Hong, ChangHee Lee, Kyunglok Kim, Hyunji Song, Gyu-Hyeong Cho, Sangwoo Han</i>	
A sub-1.5°rms Phase-Noise Ring-Oscillator-Based Frequency Synthesizer for Low-IF Single-Chip DBS Satellite Tuner-Demodulator SoC.....	2559
<i>A. Maxim, R. Poorfard, J. Kao</i>	
Session 34 Overview: SRAM	2569
<i>Chair: Bruce Bateman, T-RAM, San Jose, CA</i>	
<i>Associate Chair: Jinyong Chung, Postech, Pohang, Korea</i>	
A 5.6GHz 64kB Dual-Read Data Cache for the POWER6 TM Processor	2571
<i>J. Davis, D. Plass, P. Bunce, Y. Chan, A. Pelella, R. Joshi, A. Chen, W. Huott, T. Knips, P. Patel, K. Lo, E. Fluhr</i>	

Table of Contents

A 4.2GHz 0.3mm² 256kb Dual-Vcc SRAM Building Block in 65nm CMOS	2579
<i>Muhammad Khellah, Nam Sung Kim, Jason Howard, Greg Ruhl, Murad Sunna, Yibin Ye, James Tschanz, Dinesh Somasekhar, Nitin Borkar, Fatih Hamzaoglu, Gunjan Pandya, Ali Farhang, Kevin Zhang, Vivek De</i>	
A 72Mb Separate-I/O Synchronous SRAM Chip with 504Gb/s Data Bandwidth	2589
<i>Chungji Lu, Ikuo Hashiguchi, Yoshifumi Miyazima, Masahiro Ichihashi, Kentaro Maki, Katsuya Nakashima, Patrick Chuang</i>	
A 256kb Sub-threshold SRAM in 65nm CMOS	2599
<i>Benton H. Calhoun, Anantha Chandrakasan</i>	
Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit	2609
<i>Koichi Takeda, Hidetoshi Ikeda, Yasuhiko Hagihar, Masahiro Nomura, Hiroyuki Kobatake</i>	
Thyristor-Based Volatile Memory in Nano-Scale CMOS	2619
<i>Rich Roy, Farid Nemati, Ken Young, Bruce Bateman, Rajesh Chopra, Seong-Ook Jung, Chiming Show, Hyun-Jin Cho</i>	