

2006 13th International Symposium on Physical & Failure Analysis of ICs

**Singapore
3-7 July 2006**



IEEE Catalog Number: 06TH8872
ISBN: 1-4244-0205-0

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06TH8872
ISBN: 1-4244-0205-0
Library of Congress: 2006920946

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Future of Nano-CMOS Technology and Its Production	1
Hiroshi Iwai	
Non-Volatile Memory Technology - Today and Tomorrow.....	18
Chih-Yuan Lu, Tao-Cheng Lu, Rich Liu	
A Review of New Characterization Methodologies of Gate Dielectric Breakdown and Negative Bias Temperature Instability	24
M. A. Alam	
A Novel Empirical Model for NBTI Recovery with the Modulated Measurement Time Frame	32
J. B. Yang, T. P. Chen, S. S. Tan, L. Chan	
Twin-GD: A New Twin Gated-Diode Measurement for the Interface Characterization of Ultra-Thin Gate Oxide MOSFETs with EOT Down to 1nm.....	36
G. D. Lee, S. S. Chung, A.Y. Mao, W. M. Lin, C.W. Yang, Y. S. Hsieh, K.T. Chu, L.W. Cheng, H. Tai, L.T. Hsu, C. R. Lee, H. L. Meng, C. T. Tsai, G. H. Ma, S. C. Chien, S.W. Sun	
Impact of Random Bit Values on NBTI Lifetime of an SRAM Cell	40
R. Wittmann, H. Puchner, H. Ceric, S. Selberherr	
Gate-Oxide Reliability on CMOS Analog Amplifiers in a 130-nm Low-Voltage CMOS Processes.....	44
Jung-Sheng Chen, Ming-Dou Ker	
The Scanning Confocal Electron Microscope: A New Tool for Defect Studies in Semiconductor Devices	48
Nestor J. Zaluzec	
A Spectroscopic SEM: First Results	53
Mans Osterberg, Anjam Khursheed	
Using Probing Techniques to Identify and Study High Leakage Issues in the Development of 90nm Process and Below.....	57
E. Hendarto, Z. Mai, P.K. Tan, A. Lek, B. Lau, J. Lam, W.K. Chim	
A Study of Asymmetrical Behaviour in Advanced Nano SRAM Devices.....	62
Hung-Sung Lin, Wen-Tung Chang, Chun-Lin Chen, Tsui-Hua Huang, Vivian Chiang, Chun-Ming Chen	
Development of FIB-based Charge Reduction Methods for Auger Electron Spectroscopy and Their Application in Failure Analysis	66
R. R. Nistala, C.W. Tan, Y. N. Hua, S.P. Zhao	
The Rules of the Rue Morgue: A Decade Later	70
G.Mura, M.Vanzi	

Non-Classical Hot-Electron Gate Current in the Deep Submicrometer N-MOS Flash Memory Cell	74
Y. Zhang, D.S. Ang, H.P. Kuan, K.T. Tan	
Hot-Carrier Reliability of NLDEMOS in 0.13μm SOI CMOS Technology	79
D.Lachenal, Y.Rey-Tauriac, L.Boissonnet, B.Reynard, A.Bravaix	
Trapped Charge Distribution During the P/E Cycling of SONOS Memory	83
Huiqing Pang, Liyang Pan, Lei Sun, Dong Wu, Jun Zhu	
Local Strained Channel (LSC) nMOSFETs by Different Poly-Si Gate and SiN Capping Layer Thicknesses: Mobility Enhancement, Size Dependence, and Hot Carrier Stress	87
Yao-Jen Lee, Chia-Hao Fan, Wen-Luh Yang, Wen-Yan Lin, Bohr-Ran Huang, Tien-Sheng Chao, D.S. Chuu	
Electroluminescence Spectroscopy for Reliability Investigations of 1.55μm Bulk Semiconductor Optical Amplifier	91
S. Huyghe, L. Bechou, N. Zerounian, Y. Deshayes, F. Aniel, A. Denolle, D. Laffitte, JL Goudard, Y. Danto	
Diffractive Lenses for High Resolution Laser Based Failure Analysis	93
Frank Zachariasse, Martijn Goossens	
Technology Reliability Qualification of a 65nm CMOS Cu/Low-k BEOL Interconnect	95
F. Chen, B. Li, T. Lee, C. Christiansen, J. Gill, M. Angyal, M. Shinosky, C. Burke, W. Hasting, R. Austin, T. Sullivan, D. Badami, J. Aitken	
Low-k Dielectric Breakdown Improvement with Co(W,P) Cap Barrier	104
Tam Lyn Tan, Jessica and Chee Lip Gan, Nam Hwang, Jeffrey Gambino	
Reliability Improvement in Multi-level Cu/SiOC Low k Integration	108
Y. W. Chen, Johnston Zou, G. Zhang, Steven Chen, Jianping Wang, T. Hu, E. Bei, Jimmy Wang, Allen Fan, I.C. Chen	
Thermal Reliability of Cu /low - κ (Black-DiamondTM, BD) Interconnects on Flexible Organic Substrate	112
H.Y.Li, J.S.Bai, H.M.Chua, L.H. Guo, G.Q. Lo	
Advanced Test Methodology and Strategies for Semiconductors	116
Dr. Burnell G. West	
Backside Fault Isolation Technique in 0.13μm and 90nm Product Prototyping	122
Wang Qinfang, Mai Zhihong, Tan Pik Kee, Jeffrey Lam	
Tiny Pitts are the Yield Major Killer Caused by Metal Contamination in Wet Bench Cleaning	126
Sheng-Hsiung Chen, Shen-Li Chen, Long -Yeu Chung, Wen-Kuan	
Study on Potassium Contamination in SOI Wafer Fabrication Using Dynamic SIMS	130
D. Gui, Y.N. Hua, X.Z. Xing, S.P. Zhao	
The New Concept for Particle Remove in Wet Bench Cleaning	134
Sheng-Hsiung Chen, Shen-Li Chen, Long -Yeu Chung, Wen-Kuan Yeh	
Simulation Study of Hot-Electron Reliability in Strained-Si n-MOSFETs	138
C. K. Maiti, S. S. Mahato, A. R. Saha	

Ultra-Short-Channel Characteristics of Planar MOSFETs With Block Oxide	143
Yi-Tsong Lin, Yi-Chuen Eng, Kuo-Dong Huang, Tai-Yi Lee, Kao-Cheng Lin	
Effects of Annealing and Temperature on SGOI Fabrication Using Ge Condensation	147
S. Balakumar, C. S. Ong, C. H. Tung, A. Trigg, M. F. Li, R. Kumar, G. Q. Lo, N. Balasubramanian, Y. C. Yeo, D. L. Kwong	
Three-Dimensional Transient Interconnect Analysis with Regard to Mechanical Stress	151
S. Holzer, C. Hollauer, H. Ceric, M. Karner, T. Grasser, E. Langer, S. Selberherr	
Inductance Considerations of on-Chip Interconnections for Best Electrostatic Discharge Protection Performance	155
Sergey Sofer, Yefim Fefer, Yoram Shapira	
Abnormal ESD Damages Occur in Interface Circuits Between Different Power Domains in ND-Mode MM ESD Stress	160
Hsiang-Pin Hung, Ming-Dou Ker, Shih-Hung Chen, Che-Hao Chuang	
Reliability Failures in Small Optocoupling and DC/ DC Converter Devices	164
Peter Jacob, Giovanni Nicoletti, Michael Rüttsch	
Characterization of a Burn-in Failure Caused by a Defective Source Driver on TFT-LCD Panel	168
Fred S. C. Wang, Keh-La Lin, Ko-Yang Tso, Chin-Chieh Chao, Wai William Wang, Alan Yu, C. Y. Lee, Chien Hung Kuo	
Understanding Protective Overcoat Damages: Failure Analysis to the Next Level	172
F.V. Abitan, R.C. Angeles, M.G. Fabia, R.C. Flores, C.B. Gabunas	
A Study of Center Field Stripe Yield Loss Mechanism	176
Alvaro Maurya, Mohd Jeffery Bin Manaf, Zuriati Abdul Rahman, Sim Jit-Shen, Chong Seng Ong, Thung Beng Joo	
A Study of Sulphur Assisted Corrosion in Technologies with Copper Interconnects	180
Nitin R Kamat, Manni Lal, Oh Chong Khiam, Li Kun	
Application of FIB Circuit Edit and Electrical Characterization in Failure Analysis for Invisible Defect Issues	184
Z. G. Song, S. K. Loh, S. P. Neo, X. H. Zheng, H. T. Teo	
The Quantitative Analysis Methodology of Charged Potential by Electron Beam Bombardment for Improving the Passive Voltage Contrast on Advanced Technology	189
Y.R. Chen	
Novel Sample Preparation Methodology on TIM Materials for TEM Microstructure Study	192
C.S. Chan, X.L. Zhao, J.M. Chin	
Application of EDS Technique for OSP Film Thickness Measurement	197
Prong K., Sirarat K.	
TEM Application in the Failure Analysis of Advanced 90 nm SOI-Based IC Devices	202
K. Li, E. Er, S. Zhao	

Alternate Conductive Atomic Force Microscope with Scanning Capacitance Microscope to Catch Hidden Defect	206
T.C. Chuang, C.M. Shen, S.C. Lin, J.H. Chou	
Characterization of Binding Energy of Al Hexafluoride [AlF₆]³⁻ in X-Ray Photoelectron Spectroscopy	211
Hua Younan	
TetraMax Diagnosis and Laker Software on Failure Analysis for ATPG/Scan Failures	214
Ang Ghim Boon, Chan Choon Kit, Chua Kok Keng, Oh Chong Khiam	
Factorial Analysis of Chip-on-Metal WLCSP Technology with Fan-Out Capability	219
M.C. Yew, C. Yuan, C. N. Han, C. S. Huang, W. K. Yang, K.N. Chiang	
Impact of the PCB Design on the Crack Risk of CSP Assemblies Subjected to Temperature Cycling and Drop Tests	225
H. Frémont, M. Mura, B. Plano, W. Horaud, Y. Danto	
Bond Pad Optimization for CMOS Imager with Chip Scale Package	231
R.J. Rassel, W. Guthrie, J. Gambino, J.J. Maloney, M. Stidham, E. Sprogis, J.W. Adkisson, M. Jaffe	
Investigation of Temperature and Strain Rate Behavior of Lead-free Solder Sn96.5Ag3.5	235
F.L. Zhu, H.H. Zhang, R.F. Guan, S. Liu, Y.B. Yang	
Breakthroughs in the Analysis of Leakage Failures in PBGA Packages	240
D.M. Campos, M.F. Bailon, R.J. Camat, R.M. Gozun, R.L. Manay, F.R. Somera	
Lead Frame Hillock- Induced Silicon Crack	244
R.C. Flores, M.G. Fabia, M.T. Nabong, A.O. Soria, C.B. Gabunas	
Localization of Electrical Shorts in Dies and Packages Using Magnetic Microscopy and Lock-in-IR Thermography	248
M. Hechtel, G. Steckert, C. Keller	
Design for Reliability	252
Timothy E. Turner	
Novel Method for Debug of Electrostatic Discharge Protection in VLSI Circuits	260
Sergey Sofer, Yefim Fefer, Mariana Borenshtein, Yoram Shapira	
Optimizing Pulsed OBIC Technique for ESD Defect Localization	265
Fabien Essely, Nicolas Guitard, Frédéric Darracq, Vincent Pouget, Marise Bafleur, Philippe Perdu, André Touboul, Dean Lewis	
Analysis of Failure Mechanism on Gate-Silicided and Gate-Non-Silicided, Drain/Source Silicide-blocked ESD NMOSFETs in a 65nm Bulk CMOS Technology	271
Junjun Li, David Alvarez, Kiran Chatty, Michel J. Abou-Khalil, Robert Gauthier, Christian Russ, Christopher Seguin, Ralph Halbach	
Carbon Nanotube Interconnects in Electrical and Biological Systems	276
Q. Ngo1, E. de Asis, A. Seger, L. Wang, W.K. Wong, M.S. Isaacson, C.Y. Yang	
Standard Silicon CMOS Device Uses for Developing a Biological Sensor	281
Eduard Volynsky, Lilac Frenkel-Ben-Yakar, Yehuda Sternberg	

Interface Characterization for Vertically Aligned Carbon Nanofibers for On-chip Interconnect Applications	286
Yusuke Ominami, Quoc Ngo, Makoto Suzuki, Kevin Mcilwrath, Konrad Jarausch, Alan M. Cassell, Jun Li, Cary Y. Yang	
Reliability of Ultra-thin Zirconium Dioxide (ZrO₂) Films on Strained-Si	290
M.K. Bera, C.K. Maiti	
Fabrication of High Ge Content SiGe Layer on Si by Ge Condensation Technique	296
S. Balakumar, T. Jun Wei, C.H.Tung, Lo. G.Q, H. S. Nguyen, C. S. Fong, A. Agarwal, R.Kumar, N. Balasubramanian, Lee. S J, D.L. Kwong	
Modeling of the Leakage Current in Ultrathin La₂O₃ Films Using a Generalized Power Law Equation	301
E. Miranda, H. Iwai	
100 nm Gate Length Pt-Germanosilicide Schottky S/D PMOSFET on SGOI Substrate Fabricated by Novel Condensation Approach	306
Fei Gao, S. Balakumar, Li Rui, S. J. Lee, Chih-Hang Tung, Anyan Du, T.Sudhiranjan, W.S. Hwang, N. Balasubramanian, Patrick Lo, Chi Dong-Zhi, Dim-Lee Kwong	
Detectivity Optimization of InGaAs Photon Emission Microscope Systems	309
S.L. Tan, K.H. Yim, D.S.H. Chan, J.C.H. Phang, Y. Zhou, L.J. Balk, C.M. Chua, L.S. Koh	
Dynamic Optical Techniques for IC Debug and Failure Analysis	314
Julie Ferrigno, Romain Desplats, Philippe Perdu, Kevin Sanchez, Félix Beaudoin, Dean Lewis	
DC-Coupled Laser Induced Detection System for Fault Localization in Microelectronic Failure Analysis	321
ACT Quah, LS Koh, CM Chua, M Palaniappan, JM Chin, JCH Phang	
Distinction of Photo-Electric and Thermal Effects in a MOSFET by 1064 nm Laser Stimulation	327
Sanjib Kumar Brahma, Jürgen Heinig, Arkadiusz Glowacki, Reiner Leihkauf, Christian Boit	
Application of Atomic Force Probing on 90nm DRAM Cell Failure Analysis	334
Yu-Ching Yeh, Chia-Lung Lin, Bi-Jen Chen, Yuan-Wei Tseng, Jeremy D. Russell	
Apply Difference Analysis to Nano-Probing Technique for Reasoning Erratic Defect out in Integrated Circuits	338
Garfield Shen, Kevin Chuang	
Effect of Wire Thickness on Electromigration and Stress Migration Lifetime of Cu	342
Cathryn Christiansen, Jeff Gambino, Joe Therrien, Doug Hunt, Jason Gill	
New Failure Analysis of Tungsten Plug Corrosion in Via Process	348
Dong-Sun Kim, Won-Joon Ho, Jae-Yeong Kim, Eui-Yong Shin, Jin-Ha Kim, Hi-Deok Lee	
Simulation of Texture Development Caused Stress Build-Up in Electroplated Copper Lines	352
H. Ceric, Ch. Hollauer, S. Selberherr	