Proceedings of the

IEEE 2006
INTERNATIONAL
INTERCONNECT TECHNOLOGY
CONFERENCE

Hyatt Regency Hotel
Burlingame, CA

June 5-7, 2006

The IITC is sponsored by the IEEE Electron Devices Society. Its goal is to provide a forum for professionals in semiconductor processing, academia and equipment development to present and discuss exciting new science and technology

2006 International Interconnect Technology Conference
Digest of Technical Papers

Papers have been printed without editing as received from the authors.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. Copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2005 by the Institute of Electrical and Electronics Engineers, Inc.

PRINTED IN THE UNITED STATES OF AMERICA

Additional copies may be ordered from:
IEEE Order Dept.
445 Hoes Lane
Piscataway, NJ 08854
TEL: (800) 678-4333

IEEE Catalog Number: 06TH8862
ISBN: 1-4244-0103-8
Library of Congress: 2005938113

Front cover photograph courtesy of IBM

SESSION 1: PLENARY SESSION

Co-chairs: Christopher Case, *BOC Edwards*
Jeong-gun Lee, *Hynix Semiconductor, Inc.*
Didier Louis, *CEA/LETI*

Welcome:
Christopher Case, General Conference Co-chair

1.1 **Keynote Presentation:**
Technical and Economic Realities of Nanometer CMOS Products
Dr. Johannes M.C. (Hans) Stork, *Senior Vice President and Chief Technology Officer, Texas Instruments, Inc.*

SESSION 2: INTEGRATION I

Co-chairs: JD Luttmer, *Texas Instruments*
Takeshi Furusawa, *Renesas Technology Corp.*

2.1 **INVITED: The Rise of the 3rd Dimension for System Integration** 1
E. Beyne, IMEC, Leuven, Belgium

2.2 **Yield and Reliability Challenges of BEOL Interconnects** 6
J.B. Tan, B.C. Zhang, T.J. Tang, C. Perera, Y. K. Lim, Y.K. Siew, Y.C. Ee, W. Lu, H. Liu, C.S. Seet, H. Zhang, S.K. Lim, S.T. Chua, Z. Ismail, P.Y. Ee, D. Vigar, L.C. Hsia, Chartered Semiconductor Manufacturing Ltd., Singapore

2.3 **65nm Cu Integration and Interconnect Reliability in Low Stress *K*=2.75 SiCOH** 9
V. McGahay, G. Bonilla, F. Chen, C. Christiansen, S. Cohen, M. Cullinan-Scholl, J. Demarest, D. Dunn, B. Engel, J.A. Fitzsimmons, J. Gill, S. Grunow, B. Herbst, H. Hichri, K. Ida*, N. Klymko, M. Kiene**, C. Labelle**, T. Lee, E. Liniger, X.H. Liu, A. Madan, K. Malone, J. Martin**, P.V. McLaughlin, M. Minami*, S. Molis, C. Muzzy, S. Nguyen, J.C. Patel, D. Restaino, A. Sakamoto*, T.M Shaw, Y. Shimooka***, H. Shobha, E. Simonyi, J. Widodo#, A. Grill, R. Hannon, M. Lane, H. Nye, T. Spooner, R. Wisnieff, and T. Ivers, IBM Corp., Hopewell Junction, NY, *Sony Electronics, Inc., **Advanced Micro Devices, Inc., ***Toshiba America Electronic Components, Inc., and #Chartered Semiconductor Manufacturing Ltd, Singapore

2.4 **Understanding Integration Damage to Low-K Films: Mechanisms and Dielectric Behaviour at 100kHz and 4GHz** 12
F. Iacopi, O. Richard, J. Van Aelst, G. Mannaert, V.V. Talanov*, A. Scherz*, A.R. Schwartz*, H. Bender, Y. Travaly, S.H. Brongersma, G.A. Antonelli**, M. Moinpour***, and G. Beyer, IMEC Leuven, Belgium, *Neocera, Inc., Beltsville, MD, **Intel Corp., Hillsboro, OR and ***Intel Corp., Santa Clara, CA

2.5 **Manufacturable Low Keff (Keff<2.5) Cu Interconnects by Selective / Low Damage Air Gap Formation** 15
T. Harada, M. Takahashi*, K. Murakami*, H. Korogi, T. Sasaki*, T. Hattori, S. Ogawa, T. Ueda, Matsushita Electric Industrial Co., Ltd., Kyoto, Japan and *Pansonic Semi-Conductor Engineering Co., Ltd., Kyoto, Japan

SESSION 3: POSTER I
1:15 - 3:00

3.1 **BEOL Integration of Highly Damage-Resistant Porous Ultra Low-K Material Using Direct CMP and Via-first Process** 21
T. Iijima, Q. Lin*, S-T. Chen*, C. Labelle**, N. Fuller*, S. Ponoth*, S. Cohen*, J. Lloyd*, D. Dunn*, C. Muzzy*, J. Gill*, S. Nitta*, V. McGahay*, C. Tyberg*, T. Spooner*, H. Nye*, Toshiba America Electronic Components, Inc., Hopewell Junction, NY, *IBM Corp., Hopewell Junction, NY, and **Advanced Micro Devices, Yorktown Heights, NY

3.2 **Analysis of Plasma-Induced Modification of ULK and eULK Materials: Dual Damascene Processing Challenges for 45nm (*k* less than or equal to 2.4) and Beyond BEOL Technologies** 24
N.C.M. Fuller, M.A. Worsley, S. Nitta, T. Dalton, T.L. Tai, S. Bent* T. Magbitang**G. Dubois**, R. Miller**, W. Volksen**, M. Sankar, and S. Purushothaman, IBM Corp., Yorktown Heights, NY, *Stanford University, Stanford, CA, **IBM Almaden Research Center, San Jose, CA

3.3 **High Performance Band-Pass Filter Embedded into SoCs Using VLSI Backend Interconnects and High Resistivity Silicon Substrate** 27
C.C. Chen, A. Chin, M.T. Yang*, and S. Liu*, National Chiao Tung University, Hsinchu, Taiwan and *TSMC, Hsinchu, Taiwan

3.4 **Yield and Reliability of Cu Capped with CoWP using a Self-Activated Process** 30
J. Gambino, J. Wynne, J. Gill, S. Mongeon, D. Meatyard, H. Bamnolker*, L. Hall*, N. Li*, M. Hernandez*, P.V. Little*, M. Hamed*, and I. Ivanov*, IBM Microelectronics, Essex Junction, VT, *Blue29 LLC, Sunnyvale, CA

3.5 **Integration of Multi-Level Self-Aligned CoWP Barrier Compatible with High Performance BEOL** 33
S. Chhun, L.G. Gosset, W. Besling, T. Vanypre, Ph. Brun**, E. Ollier, M. Mellier, G. Imbert***, S. Jullian, A. Margain***, J. Guillan***, R. Gras***, J.-C. Dupuy*, and J. Torres***, Philips Semiconductors, Crolles, France, *LPM INSA, Lyon, France, **CEA LETI, Grenoble, France, and ***STMicroelectronics, Crolles, France

3.6 **New Etch Challenges for the 65-nm Technology Node Low-k Integration Using an Enhanced Trench First Hard Mask Architecture** 36
N. Posseme, C. Maurice*, Ph. Brun, E. Ollier**, M. Guillermet, C. Verove***, T. Berger***, R. Fox*, and O. Hinsinger***, CEA-LETI, Crolles, France, *Freescale Semiconductor, **Philips Semiconductors, and ***STMicroelectronics, Crolles, France

3.7 **On-Chip Copper-Based vs. Optical Interconnects: Delay Uncertainty, Latency, Power, and Bandwidth Density Comparative Predictions** 39
G. Chen, H. Chen, M. Haurylau, N.A. Nelson, D.H. Albonesi*, P.M. Fauchet, and E.G. Friedman, University of Rochester, Rochester, NY and *Cornell University, Ithaca, NY

3.8 **Withdrawn**

3.9 **Low-k Properties and Integration Processes Enabling Reliable Interconnect Scaling to the 32 nm Technology Node** 42
A. Ikeda*, Y. Travaly, A. Humbert**, R.J.O.M. Hoofman**, Y.-L. Li[#], Zs. Tokei, F. Iacopi, J. Michelon**, C. Bruynseraede, M. Willegems, D. Hendrickx, J. Van Aelst, H. Struyf, J. Versluijs, N. Heylen, L. Carbonell, O. Richard, H. Bender, M. Kaiser***, R.G.R. Weemaes***, G. Verheyden, N. Kemeling[##], A. Fukazawa^, N. Matsuki^, H. Sprey[##], I. Ciofi, G. Beyer, and M. Van Hove, IMEC, Leuven, Belgium, Matsushita Electric Co., Ltd., **Philips Research, Leuven, Belgium, ***Philips Research, Eindhoven, The Netherlands, [#]KU Leuven University, [##]ASM Belgium, and ^ASM Japan

3.10 **Performance Trend in Three-Dimensional Integrated Circuits** 45
H. Hua, C. Mineo, K. Schoenfliess, A. Sule, S. Melamed, W.R. Davis, North Carolina University, Raleigh, NC

3.11 **A New Global Interconnect Paradigm: MIM Power-Ground Plane Capacitors** 48
D.C. Sekar, E. Demaray*, H. Zhang*, P.A. Kohl and J.D. Meindl, Georgia Institute of Technology, Atlanta, GA, and *Simmorphix, Inc.

3.12 **Advanced Preclean for Integration of PECVD SiOCH (k=2.5) Dielectrics with Copper Metallization Beyond 45nm Technology** 51
X. Fu, J. Forster, J. Yu, P. Gopalraja, A. Bhatnagar, S. Ahn, A. Demos, and P. Ho, Applied Materials, Santa Clara, CA

SESSION 4: NEW CONCEPTS

Co-chairs: Rudi Cartuyvels, *IMEC*
Gary Ray*, Intel Corp.*

4.1 **INVITED: Electron Scattering in Narrow Metal Wires** 57
D. Gall, J.M. Purswani, V. Timochevski*, Y. Ke*, H. Guo*, Rensselaer Polytechnic Institute,*McGill University

4.2 **Low-loss LSI Interconnects on Novel "Partially Low-k Plugged Si Substrate" (PLP-Sub) for RF/ubiquitous Applications** 60
K. Hijioka, A.Tanabe, H. Ohtake, T. Onodera, and Y. Hayashi, NEC Corp., Kanagawa, Japan

4.3 **High Performance High-k MIM Capacitor with Plug-in Plate (PiP) for Power Delivery Line of High-Speed MPUs** 63
N, Inoue, H. Ohtake, I. Kume, N. Furutake, T. Onodera, S. Saito, A. Tanabe, M. Tagami, M. Tada, and Y. Hayashi, NEC Corp., Kanagawa, Japan

4.4 **UV/EB Cure Mechanism for Porous PECVD/SOD Low-k SiCOH Materials** 66
S.-I. Nakao, J. Ushio*, T. Ohno*, T. Hamada**, Y. Kamigaki***, M. Kato, K. Yoneda, S. Kondo, and N. Kobayashi, SELETE, Ibaraki, Japan, *National Institute for Materials Science, Ibaraki, Japan, **University of Tokyo, Tokyo, Japan, and ***Kagawa University, Kagawa, Japan

4.5 **INVITED: Metallization in Memory Device: Present and Future** **69**
S.W. Lee, S.T. Kim, U-I. Chung and J.T. Moon, Samsung Electronics Co. Ltd., Kyungki-Do, Korea

SESSION 5: DIELECTRICS

Co-chairs: Toh-Ming Lu, *RPI*
Didier Louis, *CEA/LETI*

5.1 **Damage-Free Low-k Treatment Verified by a Novel Microwave Measurement** **75**
J.S. Tsai, M.C. Liang, T.L. Lee, L.C. Chen, J.H. Shieh, J.J. Lee, R.L. Hwang, S.M. Jang and M.S. Liang, TSMC, Hsinchu, Taiwan

5.2 **Wide Band Frequency Characterization of High Permittivity Dielectrics (High-K) for RF MIM Capacitors Integrated in BEOL** **78**
T. Lacrevaz, B. Flechet, A. Farcy*, J. Torres*, T.-T. Vo, C. Bermond, O. Cueto**, E. Defay,** M. Gros-Jean*, B. Blampey, G. Angenieux, J. Piquet and F. De Crecy**, Universite de Savoie, Le Bourget du Lac, France, *STMicroelectronics, Crolles, France, **CEA-LETI, Grenoble, France

5.3 **Effect of CH_4 Plasma on Porous Dielectric Modification and Pore Sealing for Advanced Interconnect Technology Nodes** **81**
M. Aimadeddine, V. Arnal, D. Roy, A. Farcy, T. David*, T. Chevolleau**, N. Posséme*, J. Vitiello***, L.L. Chapelon, C. Guedj*, Y. Bréchet[#], F. Volpi[#], and J. Torres, STMicroelectronics, Crolles, France, *CEA-LETI, Grenoble, France, **CNRS-LTM, Grenoble, France, ***Philips Semiconductors, Crolles, France, and [#]INPG-LTPCM, Saint Martin d'Heres, France

5.4 **INVITED: Self-Aligned Barrier Approach: Over view on Process, Module Integration and Interconnect Performance Improvement Challenges** **84**
L. Gosset, S. Chhun, J. Guillan*, R. Gras*, J. Flake**, R. Daamen***, J. Michelon***, P.-H. Haumesser#, S. Olivier#, T. Decorps*, and J. Torres*, Philips Semiconductors, Crolles, France, *STMicroelectronics, Crolles, France, **Freescale Semiconductor, Crolles, France, ***Philips Research Europe, Leuven, Belgium, and #CEA, Grenoble, France

SESSION 6: RELIABILITY

Co-chairs: Hisashi Kaneko, *Toshiba Corp.*
Maureen Brongo, *Skyworks Solutions*

6.1 **A Metallurgical Prescription for Electromigration (EM) Reliability Improvement in Scaled-down, Cu Dual Damascene Interconnects** **89**
M. Tada, M. Abe, H. Ohtake, N. Furutake*, T. Tonegawa*, K. Motoyama*, M. Tohara*, F. Ito, M. Ueki, T. Takeuchi, S. Saito, K. Fujii*, M. Sekine*, Y. Hayashi, NEC Corp., Kanagawa, Japan, *NEC Electronics Corp., Kanagawa, Japan

6.2 **Evaluation and Numerical Simulation of Optimal Structural Designs for Reliable Packaging of Ultra Low K Process Technology** **92**
T.C. Huang, C.T. Peng, C.H. Yao, C.H. Huang, S.Y. Li, M.S. Liang, Y.C. Wang, W.K. Wan, K.C. Lin, C.C. Hsia, M-S. Liang, TSMC, Ltd., Hsin-Chu, Taiwan

6.3 **Stress Engineering in Cu/Low-k Interconnects by using UV-Cure of Cu Diffusion Barrier Dielectrics** **95**
K. Goto, D. Kodama, N. Suzumura, S. Hashii*, M. Matsumoto, N. Miura, T. Furusawa, M. Matsuura, K. Asai, Renesas Technology Corp., Hyogo, Japan, *Renesas Semiconductor Engineering Corp., Hyogo, Japan

6.4 **Electromigration Results with Large Sample Size for Dual Damascene Structures in a Copper/CVD Low-k Dielectric Technology** **98**
R. Filippi, C. Christiansen*, B. Li*, J. Gill*, P. McLaughlin, J.S Demarest, P-C. Wang, IBM Systems and Technology Group, Hopewell Junction, NY, *IBM Systems and Technology Group, Essex Junction, VT

6.5 **Reliability Improvement by Adopting Ti-barrier Metal for Porous Low-k ILD Structure** **101**
A. Sakata, S. Yamashita, S. Omoto, M. Hatano, J-I. Wada, K. Higashi, H. Yamaguchi, T. Yosho, K. Imamizu, M. Yamada, M. Hasunuma, S. Takahashi*, A. Yamada*, T. Hasegawa*, H. Kaneko, Toshiba Corp., Kanagawa, Japan, *Sony Corp., Kanagawa, Japan

SESSION 7: POSTER II
1:15 - 3:00

7.1 **Electromigration Reliability of 60 nm Dual Damascene Cu Interconnects** **107**
J.W. Pyun, W-C. Baek, D. Denning*, A. Knorr*, L. Smith*, K. Pfeifer*, P.S. Ho, The University of Texas, Austin, TX and *International SEMATECH, Austin, TX

7.2 **New Low k a-SiC:H Dielectric Barrier for Advanced Interconnects** **110**
L. Favennec, V. Jousseaume*, A. Zenasni*, D. Bouchu*, G. Passemard, STMicroelectronics, Crolles, France, *CEA-DRT-LETI, Grenoble, France

7.3 **Effect of Cu Line Capping Process on Stress Migration Reliability** **113**
M.-S Yeh, H. L. Chang, C. H. Shih, C. J. Lin, T. Ko, H. W. Su, C. H. Chen, M. H. Tsai, W. S. Shue, C. H. Yu, M. S. Liang, TSMC, Hsin-Chu, Taiwan

7.4 **3D Crystalline Structures of Stress Induced Voiding in Cu Interconnects by Focused Ion Beam and Electron Backscattered Diffraction** **116**
H-J. Lee, H. N. Han, S. H. Kang, J-Y. Sun, D. H. Kim, K. H. Oh, Seoul National University, Seoul, Korea

7.5 A Study of Water Absorption Induced-Dielectric Constant Increase and Its Suppression on Copper Damascene Interconnect Structure with Porous Low-k (k=2.3) Dielectrics **119**
N. Nakamura, N. Matsunaga, K. Higashi, M. Shimada, H. Miyajima, M. Yamada, Y. Enomoto*, T. Hasegawa*, H. Shibata, Toshiba Corp., Kanagawa, Japan and *Sony Corp., Kanagawa, Japan

7.6 Carbon-Rich SiOCH Films with Hydrocarbon Network Bonds for Low-*k* Dielectrics: First-Principles Investigation **122**
N. Tajima, T. Ohno, T. Hamada*, K. Yoneda**, N. Kobayashi**, M. Shinriki^, K. Miyazawa^, K. Sakota^, S. Hasaka^, M. Inoue^, National Institute for Materials Science, Ibaraki, Japan, *University of Tokyo, Tokyo, Japan, **SELETE, Ibaraki, Japan, and ^Taiyo Nippon Sanso Corp., Tokyo, Japan

7.7 Highly Reliable Interface of Self-Aligned CuSiN Process with Low-k SiC Barrier Dielectric (k=3.5) for 65nm Node and Beyond **125**
T. Usami, T. Ide, Y. Kakuhara, Y. Ajima, K. Ueno, T. Maruyama, Y. Yu*, E. Apen**, K. Chattopadhyay*, B. van Schravendijk**, N. Oda, and M. Sekine, NEC Electronics Corp., Kanagawa, Japan, *Novellus Systems, Inc., Tualatin, OR and **Novellus Systems, Inc., San Jose, CA

7.8 New CMP Process that Inhibits Delamination of Copper Low-k Integration **128**
S. Shibuki, T. Sakairi, M. Fujii, R. Furui, S. Arakawa, Y. Negoro, T. Hirata, K. Hasegawa*, T. Okamoto*, H. Nishimura*, Sony Corp. Kanagawa, Japan and *JSR Corporation, Mie, Japan

7.9 Simulation of Signal Propagation with Prospective Air Gap Architectures as Potential Solutions to Achieve Moore's Law for the 32 nm Node and Below **131**
B. Blampey, M. Gallitre*, A. Farcy*, L.-G Gosset**, C. Bermond, B. Flechet, J. Torres*, LAHC Universite de Savoie, Le Bourget du Lac, France, *STMicroelectronics, Crolles, France and **Philips Semiconductor, Crolles, France

7.10 Integration of Air Gaps Based on Selective Ozone/TEOS Deposition into a Multi Layer Metallization Scheme **134**
A. Stich, Z. Gabric*, W. Pamler*, G. Schindler*, M. Traving*, M. Engelhardt, Infineon Technologies SC300, Dresden, Germany, *Infineon Technologies AG, Munich, Germany

7.11 Novel CMP Barrier Slurry for Integrated Porous Low-k Technology of 45nm Node **137**
H-H. Kuo, J. Y. Song, K. C. Lin, C. C. Chou, Y. H. Chen, S. M. Jeng, C. H. Yu, M. S. Liang, TSMC, Ltd., Hsinchu, Taiwan

7.12 Effect of Porosity on Charge Transport in Porous Ultra-Low-k Dielectrics **140**
C. Hong and L. Milor, Georgia Institute of Technology, Atlanta, GA

7.13 **Non-Destructive Electrical Characterization of Low-k Sidewall Damage before Metallization by a Near-Field Scanned Microwave Probe** **143**
A.R. Schwartz, V.V. Talanov, A. Scherz, B. Kastenmeier*, B. White*, S. Satyanarayana*, Neocera, Inc., Beltsville, MD and *International SEMATECH, Austin, TX

7.14 **Laser Spike Annealing: A Novel Post-Porosity Treatment for Signficant Toughening of Low-k Organosilicates** **146**
W. Volksen, G. Dubois, A. Kellock, T. Magbitang, R. Miller, S. Cohen*, E. Simonyi*, L. Ramirez** and Y. Wang***, IBM Almaden Research Center, San Jose, CA, *IBM T.J. Watson Research Center, Yorktown Heights, NY, **University of California at Irvine, Irvine, CA, ***Ultratech, San Jose, CA

7.15 **UV Curing Effects on Glass Structure and Mechanical Properties of Organosilicate Low-k Thin Films** **149**
D. Gage, E. Guyer, J. Stebbins, Z. Cui*, A. Al-Bayati*, A. Demos*, K. MacWilliams* and R. Dauskardt, Stanford University, Stanford, CA, *Applied Materials, Inc., Santa Clara, CA

7.16 **A Novel CoWP Cap Integration for Porous Low-k/Cu Interconnects with NH_3 Plasma Treatment and Low-k Top (LKT) Dielectric Structure** **152**
N. Kawahara, M. Tagami*, B. Withers**, Y. Kakuhara, H. Imura, K. Ohto, T. Taiji, K. Arita, T. Kurokawa, M. Nagase, T. Maruyama, N. Oda, Y. Hayashi*, J. Jacobs**, M. Sakurai**, M. Sekine and K. Ueno, NEC Electronics Corp., Sagamihara, Japan, *NEC Corp., Sagamihara, Japan, **NEC Electronics America, Roseville, CA

7.17 **Growth Behavior of Self-Formed Barrier Using Cu-Mn Alloy at 350 to 600° C** **155**
J. Iijima*, M. Haneda and J. Koike, Tohoku University, Sendai, Japan, *Japan Science and Technology Agency, Sendai, Japan

SESSION 8: NOVEL I

Co-chairs: Girish Dixit, *Novellus Systems*
Calvin Hsueh, *TSMC*

8.1 **INVITED: Cu Alloy Metallization for Self-Forming Barrier Process** **161**
J. Koike, J. Iijima*, M. Haneda and M. Wada, Tohoku University, Sendai, Japan and *Japan Science and Technology Agency, Sendai, Japan

8.2 **Direct CMP on Porous Low-k Film for Damage-less Cu Integration** **164**
S. Kondo, K. Fukaya*, N. Ohashi, T. Miyazaki**, H. Nagano*, Y. Wada*, T. Ishibashi*, M. Kato, K. Yoneda, E. Soda, S. Nakao, K. Ishigami and N. Kobayashi, SELETE, Ibaraki, Japan, *Ebara Corp. Kanagawa, Japan, **Sanyo Chemical Industries, Ltd., Kyoto, Japan

8.3 **Misalignment-Free Air-Gap (MFAG) Interconnect with Via Base Structure for 45/65nm Node and Below** 167
J. Noguchi, T. Oshima, T. Matsumoto, S. Uno, K. Sato, N. Konishi, T. Saito, M. Miyauchi, S. Hotta, H. Aoki, T. Kikuchi, K. Watanabe and K.-I. Kikushima, Hitachi, Ltd., Tokyo, Japan

8.4 **Polymer Pillars as Optical I/O for Gigascale Chips using Mirror-Terminated Waveguides** 170
O. Ogunsola, H. Thacker, B. Bachim, M. Bakir, T. Gaylord and J. Meindl, Georgia Institute of Technology, Atlanta, GA

SESSION 9: METALLIZATION

Co-chairs: Joaquin Torres, *STMicroelectronics*
Shinichi Ogawa, *SELETE/Matsushita Electric Ind.*

9.1 **INVITED: Evolution of Electro-Deposition Technologies for 45nm and Beyond** 175
Winston S. Shue, TSMC, Taiwan, ROC

9.2 **Impact of Cu Contacts on Front-End Performance: A Projection Towards 22nm Node** 178
S. Demuynck, A. Nackaerts, G. Van den bosch, T. Chiarella, J. Ramos, Z. Tokei, J. Vaes, N. Heylen, G. Beyer, M. Van Hove, T. Mandrekar* and R. Schreutelkamp*, IMEC, Leuven, Belgium, *Applied Materials, Santa Clara, CA

9.3 **Water and Copper Contamination in SiOC:H Damascene: Novel Characterization Methodology based on Triangular Voltage Sweep Measurements** 181
I. Ciofi, Z. Tökei, D. Visalli and M. Van Hove, IMEC, Leuven, Belgium

9.4 **Robust Low-k Diffusion Barrier (k=3.5) for 45-nm Node Low-k (k=2.3)/ Cu Integration** 184
K. Yoneda, M. Kato, S. Nakao, S. Kondo, N. Matsuki*, K. Matsushita*, N. Ohara*, S. Kaneko*, A. Fukazawa*, T. Kimura*, Y. Kamigaki** and N. Kobayashi, SELETE, Ibaraki, Japan, *ASM Japan K.K., Tokyo, Japan, **Kagawa University, Kagawa, Japan

9.5 **Physical, Electrical, and Reliability Characterization of Ru for Cu Interconnects** 187
C-C. Yang, T. Spooner, S. Ponoth, K. Chanda, A. Simon, C. Lavoie*, M. Lane*, C.-K. Hu*, E. Liniger*, L. Gignac*, T. Shaw*, S. Cohen*, F. McFeely* and D. Edelstein*, IBM Semiconductor Research and Development Center, Hopewell Junction, NY, *IBM T.J. Watson Research Center, Yorktown Heights, NY

SESSION 10: SYSTEMS

Co-chairs: Robin Cheung, *Applied Materials*
Dirk Gravesteijn, *Philips Research Leuven*

10.1 **The Impact of Back-End-of-Line Process Variations on Critical Path Timing** 193
V. Nguyen Hoang, A. Kumar* and P. Christie*, Philips Research, Leuven, Belgium, *Philips Research Laboratories, Eindhoven, The Netherlands

10.2 **Effects of Chip-Package Interaction on Mechanical Reliability of Cu Interconnects for 65nm Technology Node and Beyond** 196
C. Uchibori, X. Zhang*, P.S. Ho* and T. Nakamura**, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, *University of Texas at Austin, Austin, TX, **Fujitsu Laboratories Ltd., Tokyo, Japan

10.3 **Optimal Repeaters for Sub-50nm Interconnect Networks** 199
D. Sekar, R. Venkatesan*, K. Bowman*, A. Joshi, J. Davis and J. Meindl, Georgia Institute of Technology, Atlanta, GA, *Intel Corp.

10.4 **Performance Comparison of Interconnect Technology and Architecture Options for Deep Submicron Technology Nodes** 202
M. Bamal, S. List, M. Stucchi, A. Verhulst, M. Van Hove, R. Cartuyvels, G. Beyer and K. Maex, IMEC, Leuven, Belgium

SESSION 11: INTEGRATION II

Co-chairs: Johann Bartha*, Technical University of Dresden*
Warren Lai, *Bell Labs, Lucent Technologies*

11.1 **Robust 45-nm Node Cu/ULK Interconnects using Effective Porogen Control** 207
Y. Kagawa, Y. Enomoto, T. Shimayama, T. Kameshima, M. Okamoto, H. Kawashima, A. Yamada, T. Hasegawa, K. Akiyama*, H. Masuda*, H. Miyajima* and H. Shibata, S. Kadomura, Sony Corp., Kanagawa, Japan, *Toshiba Corp., Kanagawa, Japan

11.2 **Breakthrough Integration of 32nm-node Cu/Ultra Low-k SiOC (k=2.0) Interconnects by using Advanced Pore-Sealing and Low-k Hard Mask Technologies** 210
S. Arakawa, I. Mizuno, Y. Ohoka, K. Nagahata, K. Tabuti, R. Kanamura and S. Kadomura, Sony Corp., Kanagawa, Japan

11.3 **45 nm Node Multi Level Interconnects with Porous SiOCH Dielectric k=2.5** 213
V. Arnal, A. Farcy, M. Aimadeddine, B. Icard*, C. Guedj*, S. Maitrejean*, J. Todeschini**, W. Besling**, P. Brun*, E. Ollier**, J-P. Jacquemin**, R. Delsol**, P. Vannier, M. Mellier**, E. Richard**, R. Fox***, G. Imbert, Y. Lefriec, A. Toffoli* and J. Torres, STMicroelectronics, Crolles, France, *CEA-Leti, Grenoble, France, **Philips Semiconductors, Crolles, France, ***Freescale Semiconductors, Crolles, France

11.4 **High Performance Ultra Low-k (k=2.0/keff=2.4)/Cu Dual-Damascene Interconnect Technology with Self-Formed $MnSi_xO_y$ Barrier Layer for 32 nm-node** 216
T. Usui, K. Tsumura, H. Nasu, Y. Hayashi, G. Minamihaba, H. Toyoda, H. Sawada, S. Ito, H. Miyajima, K. Watanabe, M. Shimada, A. Kojima, Y. Uozumi and H. Shibata, Toshiba Corp., Yokohama, Japan

SESSION 12: NOVEL II

Co-chairs: Steve Luce, *IBM*
Ivo Raajimakers, *ASM International nv*

12.1 **INVITED: On-Chip Interconnect Networks at the End of the Roadmap: Limits and Opportunities** **221**
A. Naeemi, R. Sarvari and J.D. Meindl, Georgia Institute of Technology, Atlanta, GA

12.2 **Dielectric/TaN Interface Design with Self-Assembled Monolayer Liner for 45nm and Beyond Cu/Porous Low-k Damascene Interconnects** **224**
C.-C. Ko, K.C. Lin, C.C. Choug, T.I. Bao, T.C. Tseng, S.M. Jeng, C.H. Yu and M.S. Liang, TSMC, Hsin-Chu, Taiwan

12.3 **Spectral Photoresponse of Advanced Interconnects: A Possible Solution to the ITRS Most Difficult Characterization Challenges** **227**
C. Guedj, V. Arnal*, V. Girault*, G. Imbert*, R. Daamen**, R. Hoofman*, F. Gaillard, L. Gosset***, M. Assous, D. Bouchu, J. Mitard, A. Toffoli, V. Jousseaume, L. Favennec*, A. Stich#, W. Pamler#, Z. Gabric#, J. Torres*, G. Passemard*, L. Arnaud, CEA-DRT-LETI/DTS-CEA/GRE, Grenoble, France, *STMicroelectronics, Crolles, France, **Philips Research, Leuven, Belgium, ***Philips Semiconductors, Crolles, France, #Infineon Technologies, Munich, Germany

12.4 **Novel Approach to Fabricating Carbon Nanotube via Interconnects using Size-Controlled Catalyst Nanoparticles** **230**
S. Sato, M. Nihei, A. Mimura, A. Kawabata, D. Kondo, H. Shioya, T. Iwai, M. Mishima*, M. Ohfuti and Y. Awano, Fujitsu Ltd., Atsugi, Japan, *Japan Fine Ceramics Center, Atsugi, Japan