


ISPASS 2006

IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE



www.ispass.org

**MARCH 19-21, 2006
AUSTIN, TX, USA**



Sponsored by the IEEE Computer Society

ISPASS 2005
IEEE International Symposium on Performance
Analysis of Systems and Software

© 2006 IEEE. Personal use of this material is permitted. However, permissions to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained for the IEEE

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of the U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permissions, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2006 by the Institute of Electrical and Electronics Engineers.

IEEE Catalog Number:	06EX1308
ISBN:	1-4244-0186-0
Library of Congress	2006920855

Table of Contents

Keynote Talk I

RAMP: Research Accelerator for Multiple Processors – A Community Vision for a Shared Experimental Parallel HW/SW Platform	1
<i>David Patterson, University of California, Berkeley</i>	

Session 1: Accelerating Simulation

Simulation Sampling with Live-points.....	2
<i>Thomas F. Wenisch, Roland E. Wunderlich, Babak Falsafi, James C. Hoe (Carnegie Mellon University)</i>	
Accelerating Architectural Exploration Using Canonical Instruction Segments	13
<i>Rose F. Liu, Krste Asanović (MIT)</i>	
Branch Trace Compression for Snapshot-Based Simulation	25
<i>Kenneth C. Barr, Krste Asanović (MIT)</i>	

Session 2: Microarchitecture Performance Evaluation

Critical Path Analysis of the TRIPS Architecture	37
<i>Ramadass Nagarajan, Xia Chen, Robert G. McDonald, Doug Burger, Stephen W. Keckler (University of Texas, Austin)</i>	
Characterizing the Branch Misprediction Penalty	48
<i>Stijn Eyerman, James E. Smith*, Lieven Eeckhout, (Ghent University, University of Wisconsin-Madison*)</i>	
Revisiting the Performance Impact of Branch Predictor Latencies	59
<i>Gabriel H. Loh (Georgia Institute of Technology)</i>	

Session 3A: Statistical Models

Evaluating the Efficacy of Statistical Simulation for Design Space Exploration	70
<i>Ajay Joshi, Joshua J. Yi*, Robert H. Bell Jr..**, Lieven Eeckhout***, Lizy John, David Lilja**** (University of Texas, Austin, Freescale Semiconductor, Inc. *, IBM Systems and Technology Group, Austin**, Ghent University***, University of Minnesota****)</i>	
Comparing Simulation Techniques for Microarchitecture-Aware Floorplanning	80
<i>Vidyasagar Nookala, Ying Chen*, David J. Lilja, Sachin S. Sapatnekar, (University of Minnesota, San Francisco State University*)</i>	
A Statistical Multiprocessor Cache Model	89
<i>Erik Berg, Håkan Zeffer, Erik Hagersten (Uppsala University)</i>	

Session 3B: Power

Power Efficient Resource Scaling in Partitioned Architectures through Dynamic Heterogeneity	100
<i>Naveen Muralimanohar, Karthik Ramani, Rajeev Balasubramonian</i> (University of Utah)	
Compiler-Based Adaptive Fetch Throttling for Energy-Efficiency	112
<i>Huaping Wang, Yao Guo, Israel Koren, C. Mani Krishna</i> (University of Massachusetts, Amherst)	
Modeling TCAM Power for Next Generation Network Devices	120
<i>Banit Agrawal, Timothy Sherwood</i> (University of California, Santa Barbara)	

Keynote Talk II

Quantitative System Design	130
<i>Mary K. Vernon, University of Wisconsin-Madison</i>	

Session 4: Simulation Methodologies and Validation

Comparing Multinomial and K-Means Clustering for SimPoint	131
<i>Greg Hamerly, Erez Perelman*, Brad Calder*</i> (Baylor University, University of California, San Diego*)	
Considering All Starting Points for Simultaneous Multithreading Simulation	143
<i>Michael Van Biesbrouck, Lieven Eeckhout*, Brad Calder</i> (University of California, San Diego, Ghent University*)	
Automatic Testcase Synthesis and Performance Model Validation for High-Performance PowerPC Processors	154
<i>Robert H. Bell Jr. ***, Rajiv R. Bhatia***, Lizy K. John**, Jeff Stuecheli***, John Griswell*, Paul Tu*, Louis Capps*, Anton Blanchard*, Ravel Thai**</i> (University of Texas, Austin**, IBM Systems and Technology Division, Austin*)	

Session 5: Caches and Prefetching

Improved Stride Prefetching using Extrinsic Stream Characteristics	166
<i>Hassan F. Al-Sukhni, James C. Holt, Daniel A. Connors*</i> (Freescale Semiconductor, Inc., University of Colorado, Boulder*)	
Friendly Fire: Understanding the Effects of Multiprocessor Prefetches	177
<i>Natalie D. Enright Jerger, Eric L. Hill, Mikko H. Lipasti</i> (University of Wisconsin-Madison)	
MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods	189
<i>Xiaoning Ding, Dimitrios S. Nikolopoulos*, Song Jiang**, Xiaodong Zhang</i> (Ohio State University, College of William and Mary*, Los Alamos National Laboratory**)	

Session 6A: Workload Analysis

Performance Modeling and Prediction for Scientific Java Applications 199

Rui Zhang, Zoran Budimlić, Ken Kennedy
(*Rice University*)

Assessing the Impact of Reactive Workloads on the Performance of Web Applications 211

Adriano Pereira, Leonardo Silva, Wagner Meira Jr., Walter Santos
(*Federal University of Minas Gerais*)

Workload Sanitation for Performance Evaluation 221

Dror G. Feitelson, Dan Tsafir
(*The Hebrew University, Israel*)

Session 6B: Simulators and Tools

ATTILA: A Cycle-Level Execution-Driven Simulator for Modern GPU Architectures 231

*Victor Moya del Barrio, Carlos González, Jordi Roca, Agustín Fernández, Roger Espasa**
(*Universitat Politècnica de Catalunya, Intel, DEG, Barcelona**)

Acquisition and Evaluation of long DDR2-SDRAM Access Sequences 242

Simon Albert, Sven Kalms, Christian Weiss, Achim Schramm
(*Infineon Technologies AG, Germany*)

Aestimo: A Feedback-Directed Optimization Evaluation Tool 251

Paul Berube, José Nelson Amaral
(*University of Alberta*)