15th Asian Test Symposium

20-23 November 2006, Fukuoka, Japan

Sponsored by
IEEE Computer Society Test Technology Council (TTTC)
Technical Group on Dependable Computing, ISS, IEICE
Kyushu Institute of Technology





Los Alamitos, California

Washington • Tokyo

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2628 ISBN 0-7695-2628-4 ISBN 978-0-7695-2628-7 ISSN Number 1081-7735

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
http://computer.org/cspress

csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
http://shop.ieee.org/store/
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: +81 3 3408 3118
Fax: +81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner Cover art production by Joe Daigle/Studio Productions Printed in the United States of America by The Printing House





IEEE Computer Society

Conference Publishing Services

http://www.computer.org/proceedings/

Table of Contents: ATS 2006

Proceedings of the 15th Asian Test Symposium

Foreword	Xi
ATS Steering Committee	xii
Organizing Committee	
Program Committee	xiv
Reviewers	xv
TTTC Activities Board	_ xvii
Tutorial 1	_ xx
Tutorial 2	
ATS 2002 Best Paper Award	_ xxii
ATS 2003 Best Paper Award	_xxiii
Session 1A: Opening Session	
Session 2A: Test Power Reduction	
Power-Aware Test Data Compression for Embedded IP Cores	5
N. Badereddine, Z. Wang, P. Girard, K. Chakrabarty, A. Virazel, S. Pravossoudovitch, and C. Landrault	
A Scan Chain Adjustment Technology for Test Power Reduction	11
TOSCA: Total Scan Power Reduction Architecture Based on Pseudo-Random Built-in Self Test Struct Youbean Kim, Dongsup Song, Kicheol Kim, Incheol Kim, and Sungho Kang	ture17
Session 2B: Memory Test	
An Enhanced SRAM BISR Design with Reduced Timing Penalty	25
Memory Fault Simulator for Static-Linked Faults	31
Test/Repair Area Overhead Reduction for Small Embedded SRAMs	37
Session 2C: Test Techniques	
Statistical Linearity Calibration of Time-to-Digital Converters Using a Free-Running Ring Oscillator	45
Histogram Based Testing Strategy for ADC Histogram Based Testing Strategy for ADC Histogram Based Testing Strategy for ADC	51

Detection of Interconnect Open Faults with Unknown Values by Ramp Voltage Application Yukiya Miura	55
Session 3A: IDDQ and Burn-in Test	
Delta-I _{DDQ} Testing of Resistive Short Defects	63
Piet Engelke, Ilia Polian, Hans Manhaeve, Michel Renovell, and Bernd Becker	
A BIC Sensor Capable of Adjusting IDDQ Limit in Tests	69
Masato Nakanishi, Masaki Hashizume, Hiroyuki Yotsuyanagi, and Yukiya Miura	
ATPG for Dynamic Burn-In Test in Full-Scan Circuits Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, and Paolo Prinetto	75
Session 3B: High-Level Test	
Spectral RTL Test Generation for Gate-Level Stuck-at Faults	83
An Observability Branch Coverage Metric Based on Dynamic Factored Use-Define Chains Tao Lv, Ling-yi Liu, Yang Zhao, Hua-wei Li, and Xiao-wei Li	89
A Functional Fault Model with Implicit Fault Effect Propagation Requirements	95
Session 3C: Design Verification	
The Potential and Limitation of Probability-Based Combinational Equivalence Checking Shih-Chieh Wu, Chun-Yao Wang, and Jan-An Hsieh	103
Verification Methodology for Self-Repairable Memory Systems	109
A Soft Error Tolerant LUT Cascade Emulator	115
Session 4A: Special Session	
To Overtest Or Not To Overtest—More Questions Than Answers	125
Industry (Short Presentation)	
How to Perform DFT Timing in Mixed Signal Designs, From 28 Hours to 7 Minutes	126
An Application of IDD Spectrum Testing Method to the Fault Analysis	127
iDEN TM Phone System Test: An Automation Approach	128

Development of Practical ATPG Tool with Flexible Interface Masayoshi Yoshimura and Yusuke Matsunaga	129
Mentor Graphics DFT to Navigate Nanometer Test Challenges Greg Aldrich, Ron Press, Takeo Kobayashi, and Tatsuo Sakajiri	130
The Application of Bist-Aided Scan Test for Real Chips Hideaki Konishi, Michiaki Emori, and Takahisa Hiraide	131
A Scalable Architecture for On-Chip Compression: Options and Trade-Offs Anis Uzzaman, Brion Keller, and Vivek Chickermane	132
Session 5A: Panel Session	
Practical Needs & Wants for Silicon Debug and Diagnosis Fidel Muradali	135
Session 6A: Delay Test	
Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects	139
Not all Delay Tests Are the Same—SDQL Model Shows True-Time	147
At-Speed Testing with Timing Exceptions and Constraints—Case Studies	153
Session 6B: Scan Test Techniques (1)	
A New Scan Design Technique Based on Pre-Synthesis Thru Functions	163
Layout-Aware Scan Chain Reorder for Skewed-Load Transition Test Coverage	169
On the Replacement of Scan Chain Inputs by Primary Input Vectors	175
Session 6C: Reliable Circuit Design	
Study of N-Detectability in QCA Designs	183
A Design of Pipelined Carry-dependent Sum Adder with its Self-checking Structure	189
ESTA: An Efficient Method for Reliability Enhancement of RT-Level Designs	195

Session 7A: Defect Diagnosis

Interconnect Open Defect Diagnosis with Physical Information	203
Defect Diagnosis—Reasoning Methodology Yasuo Sato, Kazushi Sugiura, Reisuke Shimoda, Yutaka Yoshizawa, Kenji Norimatsu, and Masaru Sanada	209
Diagnosis of Delay Faults Due to Resistive Bridges, Delay Variations and Defects	215
Session 7B: Scan Test Techniques (2)	
Multi-Mode Segmented Scan Architecture with Layout-Aware Scan Chain Routing for Test Data and Test Time Reduction Po-Chang Tsai and Sying-Jyan Wang	225
Test Data Compression Based on Clustered Random Access Scan Yu Hu, Cheng Li, Jia Li, Yin-He Han, Xiao-Wei Li, Wei Wang, Hua-Wei Li, Laung-Terng Wang, and Xiao-Qing Wen	231
Efficiently Utilizing ATE Vector Repeat for Compression by Scan Vector Decomposition Jinkyu Lee and Nur Touba	237
Session 7C: Analog DFT	
A Statistical Digital Equalizer for Loopback-Based Linearity Test of Data Converters Hongjoong Shin, Jiseon Park, and Jacob Abraham	245
A Digital BIST Methodology for Spread Spectrum Clock Generators	251
A Cost Effective Output Response Analyzer for Σ - Δ Modulation Based BIST Systems	255
Session 8A: Defect ATPG	
Test Generation for Weak Resistive Bridges	265
A Specific ATPG Technique for Resistive Open with Sequence Recursive Dependency	273
An Effective Test Pattern Generation for Testing Signal Integrity Yongjoon Kim, Myung-Hoon Yang, Youngkyu Park, DaeYeal Lee, and Sungho Kang	279

Session 8B: Reconfigurabilities in BIST

A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops 287 Xiaogang Du, Nilanjan Mukherjee, Chris Hill, Wu-Tung Cheng, and Sudhakar Reddy

An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing	293
Compressing Test Data for Deterministic BIST Using a Reconfigurable Scan Architecture	299
Session 8C: Solutions for Jitter Problems	
Enhanced A/D Converter Signal-to-Noise-Ratio Testing in the Presence of Sampling Clock Jitter Shahlabh Goyal, Abhijit Chatterjee, and Yanan Shieh	307
A Self-Referred Clock Jitter Measurement Circuit in Wide Frequency Range	313
A Random Jitter Extraction Technique in the Presence of Sinusoidal Jitter	318
Session 9A: Test Compression (1)	
Low Power Oriented Test Modification and Compression Techniques for Scan Based Core Testing _ Terumine Hayashi, Naotsugu Ikeda, Tsuyoshi Shinogi, Haruhiko Takase, and Hidehiko Kita	327
An Efficient Test Pattern Selection Method for Improving Defect Coverage with Reduced Test Data Volume and Test Application Time Zhanglei Wang, and Krishnendu Chakrabarty	333
Zero Cost Test Point Insertion Technique to Reduce Test Set Size and Test Generation Time for Structured ASICs Rajamani Sethuram, Seongmoon Wang, Srimat Chakradhar, and Michael Bushnell	339
Session 9B: Diagnosis Algorithms	
Fanout-Based Fault Diagnosis for Open Faults On Pass/Fail Information	349
Diagnosis of Transistor Shorts in Logic Test Environment Yoshinobu Higami, Kewal Saluja, Hiroshi Takahashi, Sin-ya Kobayashi, and Yuzo Takamatsu	354
The Next Step in Volume Scan Diagnosis: Standard Fail Data Format	360
Session 9C: DFT for Processors and ASICs	
DFT of the Cell Processor and its Impact on EDA Test Software	369
Design for Testability of Software-Based Self-Test for Processors Masato Nakazato, Satoshi Ohtake, Michiko Inoue, and Hideo Fujiwara	375

Automation of IEEE 1149.6 Boundary Scan Synthesis in an ASIC Methodology	381
Session 10A: Test Compression (2)	
Interleaving of Delay Fault Test Data for Efficient Test Compression with Statistical Coding	389
BCH-Based Compactors of Test Responses with Controllable Masks	395
Expansion of Convolutional Compactors over Galois Field	401
Session 10B: Diagnosis Techniques	
Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester	409
Early Life Cycle Yield Learning for Nanometer Devices Using Volume Yield Diagnostics Analysis Sanae Seike, Ken Namura, Yukio Ohya, Anis Uzzaman, Shinichi Arima, Dale Meehl, Vivek Chickermane, Azumi Kobayashi, Satoshi Tanaka, and Hiroyuki Adachi	415
Reducing Scan Test Data Volume and Time: A Diagnosis Friendly Finite Memory Compactor	421
Session 10C: Network Issues	
Testing Hierarchical Network-on-Chip Systems with Hard Cores Using Bandwidth Matching and On-Chip Variable Clocking Chunsheng Liu	431
An External Test Approach for Network-on-a-Chip Switches	437
Plug Once, Test Everything. Configuration Management in IPv6 Interop Testing	443
Author Index	449
Call for Papers ATS 2007	451