


Proceedings of the

15th Asian Test Symposium

20-23 November 2006, Fukuoka, Japan

Sponsored by
IEEE Computer Society Test Technology Council (TTTC)
Technical Group on Dependable Computing, ISS, IEICE
Kyushu Institute of Technology



Los Alamitos, California

Washington • Tokyo

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2628

ISBN 0-7695-2628-4

ISBN 978-0-7695-2628-7

ISSN Number 1081-7735

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)


IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner

Cover art production by Joe Daigle/Studio Productions

Printed in the United States of America by The Printing House



IEEE Computer Society

Conference Publishing Services

<http://www.computer.org/proceedings/>

Table of Contents: ATS 2006

Proceedings of the 15th Asian Test Symposium

Foreword	xi
ATS Steering Committee	xii
Organizing Committee	xiii
Program Committee	xiv
Reviewers	xvi
TTTC Activities Board	xvii
Tutorial 1	xx
Tutorial 2	xxi
ATS 2002 Best Paper Award	xxii
ATS 2003 Best Paper Award	xxiii

Session 1A: Opening Session

Session 2A: Test Power Reduction

Power-Aware Test Data Compression for Embedded IP Cores	5
<i>N. Badereddine, Z. Wang, P. Girard, K. Chakrabarty, A. Virazel, S. Pravossoudovitch, and C. Landrault</i>	
A Scan Chain Adjustment Technology for Test Power Reduction	11
<i>Jia Li, Yu Hu, and Xiaowei Li</i>	
TOSCA: Total Scan Power Reduction Architecture Based on Pseudo-Random Built-in Self Test Structure	17
<i>Youbean Kim, Dongsup Song, Kicheol Kim, Incheol Kim, and Sungho Kang</i>	

Session 2B: Memory Test

An Enhanced SRAM BISR Design with Reduced Timing Penalty	25
<i>Li-Ming Deng, Tzu-Chiang Wang, and Cheng-Wen Wu</i>	
Memory Fault Simulator for Static-Linked Faults	31
<i>Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, and Paolo Prinetto</i>	
Test/Repair Area Overhead Reduction for Small Embedded SRAMs	37
<i>Baosheng Wang and Qiang Xu</i>	

Session 2C: Test Techniques

Statistical Linearity Calibration of Time-to-Digital Converters Using a Free-Running Ring Oscillator	45
<i>Jochen Rivoir</i>	
Histogram Based Testing Strategy for ADC	51
<i>Hsin-Wen Ting, Bin-Da Liu, and Soon-Iyh Chang</i>	

Detection of Interconnect Open Faults with Unknown Values by Ramp Voltage Application _____	55
<i>Yukiya Miura</i>	

Session 3A: IDDQ and Burn-in Test

Delta-IDDQ Testing of Resistive Short Defects _____	63
<i>Piet Engelke, Ilija Poljan, Hans Manhaeve, Michel Renovell, and Bernd Becker</i>	
A BIC Sensor Capable of Adjusting IDDQ Limit in Tests _____	69
<i>Masato Nakanishi, Masaki Hashizume, Hiroyuki Yotsuyanagi, and Yukiya Miura</i>	
ATPG for Dynamic Burn-In Test in Full-Scan Circuits _____	75
<i>Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, and Paolo Prinetto</i>	

Session 3B: High-Level Test

Spectral RTL Test Generation for Gate-Level Stuck-at Faults _____	83
<i>Nitin Yogi and Vishwani Agrawal</i>	
An Observability Branch Coverage Metric Based on Dynamic Factored Use-Define Chains _____	89
<i>Tao Lv, Ling-yi Liu, Yang Zhao, Hua-wei Li, and Xiao-wei Li</i>	
A Functional Fault Model with Implicit Fault Effect Propagation Requirements _____	95
<i>Irith Pomeranz, Srinivas Patil, and Praveen Parvathala</i>	

Session 3C: Design Verification

The Potential and Limitation of Probability-Based Combinational Equivalence Checking _____	103
<i>Shih-Chieh Wu, Chun-Yao Wang, and Jan-An Hsieh</i>	
Verification Methodology for Self-Repairable Memory Systems _____	109
<i>Jin-Fu Li and Chun-Hsien Wu</i>	
A Soft Error Tolerant LUT Cascade Emulator _____	115
<i>Hiroki Nakahara and Tsutomu Sasao</i>	

Session 4A: Special Session

To Overtest Or Not To Overtest—More Questions Than Answers _____	125
<i>Irith Pomeranz</i>	

Industry (Short Presentation)

How to Perform DFT Timing in Mixed Signal Designs, From 28 Hours to 7 Minutes _____	126
<i>Paul Wong and Jing Jiang</i>	
An Application of IDD Spectrum Testing Method to the Fault Analysis _____	127
<i>Kazuhiro Sakaguchi</i>	
iDEN™ Phone System Test: An Automation Approach _____	128
<i>Muhammad Aiman Mazlan, Ong Kein Wei, and Cindy Phang Sim Sim</i>	

Development of Practical ATPG Tool with Flexible Interface _____	129
<i>Masayoshi Yoshimura and Yusuke Matsunaga</i>	
Mentor Graphics DFT to Navigate Nanometer Test Challenges _____	130
<i>Greg Aldrich, Ron Press, Takeo Kobayashi, and Tatsuo Sakajiri</i>	
The Application of Bist-Aided Scan Test for Real Chips _____	131
<i>Hideaki Konishi, Michiaki Emori, and Takahisa Hiraide</i>	
A Scalable Architecture for On-Chip Compression: Options and Trade-Offs _____	132
<i>Anis Uzẖaman, Brion Keller, and Vivek Chickermane</i>	
Session 5A: Panel Session	
Practical Needs & Wants for Silicon Debug and Diagnosis _____	135
<i>Fidel Muradali</i>	
Session 6A: Delay Test	
Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects _____	139
<i>Xijiang Lin, Kun-Han Tsai, Chen Wang, Mark Kassab, Janusz Rajski, Takeo Kobayashi, Randy Klingenberg, Yasuo Sato, Shuji Hamada, and Takashi Aikyo</i>	
Not all Delay Tests Are the Same—SDQL Model Shows True-Time _____	147
<i>Anis Uzẖaman, Mick Tegethoff, Bibo Li, Kevin McCauley, Shuji Hamada, and Yasuo Sato</i>	
At-Speed Testing with Timing Exceptions and Constraints—Case Studies _____	153
<i>Dhiraj Goswami, Kun-Han Tsai, Mark Kassab, Takeo Kobayashi, Janusz Rajski, Bruce Swanson, Darryl Walters, Yasuo Sato, Toshiharu Asaka, and Takashi Aikyo</i>	
Session 6B: Scan Test Techniques (1)	
A New Scan Design Technique Based on Pre-Synthesis Thru Functions _____	163
<i>Chia Yee Ooi and Hideo Fujiwara</i>	
Layout-Aware Scan Chain Reorder for Skewed-Load Transition Test Coverage _____	169
<i>Syng-Jyan Wang, Kuo-Lin Peng, and Katherine Shu-Min Li</i>	
On the Replacement of Scan Chain Inputs by Primary Input Vectors _____	175
<i>Irith Pomeranz and Sudhakar Reddy</i>	
Session 6C: Reliable Circuit Design	
Study of N-Detectability in QCA Designs _____	183
<i>Biplab Sikdar</i>	
A Design of Pipelined Carry-dependent Sum Adder with its Self-checking Structure _____	189
<i>Ming Li, Shiyi Xu, Jialin Cao, Feng Ran, and Shiwei Ma</i>	
ESTA: An Efficient Method for Reliability Enhancement of RT-Level Designs _____	195
<i>Naghmeb Karimi, Shahrzad Mirkhani, and Zainalabedin Navabi</i>	

Session 7A: Defect Diagnosis

Interconnect Open Defect Diagnosis with Physical Information	203
<i>Wei Zou, Wu-Tung Cheng, and Sudhakar Reddy</i>	
Defect Diagnosis—Reasoning Methodology	209
<i>Yasuo Sato, Kazushi Sugiura, Reisuke Shimoda, Yutaka Yoshizawa, Kenji Norimatsu, and Masaru Sanada</i>	
Diagnosis of Delay Faults Due to Resistive Bridges, Delay Variations and Defects	215
<i>Lei Wang, Sandeep Gupta, and Melvin Breuer</i>	

Session 7B: Scan Test Techniques (2)

Multi-Mode Segmented Scan Architecture with Layout-Aware Scan Chain Routing for Test Data and Test Time Reduction	225
<i>Po-Chang Tsai and Syng-Iyan Wang</i>	
Test Data Compression Based on Clustered Random Access Scan	231
<i>Yu Hu, Cheng Li, Jia Li, Yin-He Han, Xiao-Wei Li, Wei Wang, Hua-Wei Li, Laung-Terng Wang, and Xiao-Qing Wen</i>	
Efficiently Utilizing ATE Vector Repeat for Compression by Scan Vector Decomposition	237
<i>Jinkyu Lee and Nur Touba</i>	

Session 7C: Analog DFT

A Statistical Digital Equalizer for Loopback-Based Linearity Test of Data Converters	245
<i>Hongjoong Shin, Jiseon Park, and Jacob Abraham</i>	
A Digital BIST Methodology for Spread Spectrum Clock Generators	251
<i>Maohsuan Chou, Jenchien Hsu, and Chauchin Su</i>	
A Cost Effective Output Response Analyzer for Σ - Δ Modulation Based BIST Systems	255
<i>Hao-Chiao Hong and Sheng-Chuan Liang</i>	

Session 8A: Defect ATPG

Test Generation for Weak Resistive Bridges	265
<i>Shahdad Irajpour, Sandeep Gupta, and Melvin Breuer</i>	
A Specific ATPG Technique for Resistive Open with Sequence Recursive Dependency	273
<i>M. Renovell, M. Comte, I. Polian, P. Engelke, and B. Becker</i>	
An Effective Test Pattern Generation for Testing Signal Integrity	279
<i>Yongjoon Kim, Myung-Hoon Yang, Youngkyu Park, DaeYeal Lee, and Sungho Kang</i>	

Session 8B: Reconfigurabilities in BIST

A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops	287
<i>Xiaogang Du, Nilanjan Mukherjee, Chris Hill, Wu-Tung Cheng, and Sudhakar Reddy</i>	

An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing _____	293
<i>Armin Alaghi, Mahnaz Sadoughi Yarandi, and Zainalabedin Navabi</i>	

Compressing Test Data for Deterministic BIST Using a Reconfigurable Scan Architecture _____	299
<i>Dong Xiang, Yang Zhao, Krishnendu Chakrabarty, Jianguang Sun, and Hideo Fujiwara</i>	

Session 8C: Solutions for Jitter Problems

Enhanced A/D Converter Signal-to-Noise-Ratio Testing in the Presence of Sampling Clock Jitter ____	307
<i>Shahlabh Goyal, Abhijit Chatterjee, and Yanan Shieh</i>	

A Self-Referred Clock Jitter Measurement Circuit in Wide Frequency Range _____	313
<i>Chung-Yi Li, Chia-Yuan Chou, and Tsin-Yuan Chang</i>	

A Random Jitter Extraction Technique in the Presence of Sinusoidal Jitter _____	318
<i>Jiun-Lang Huang</i>	

Session 9A: Test Compression (1)

Low Power Oriented Test Modification and Compression Techniques for Scan Based Core Testing ____	327
<i>Terumine Hayashi, Naotsugu Ikeda, Tsuyoshi Shinogi, Haruhiko Takase, and Hidehiko Kita</i>	

An Efficient Test Pattern Selection Method for Improving Defect Coverage with Reduced Test Data Volume and Test Application Time _____	333
<i>Zhanglei Wang, and Krishnendu Chakrabarty</i>	

Zero Cost Test Point Insertion Technique to Reduce Test Set Size and Test Generation Time for Structured ASICs _____	339
<i>Rajamani Sethuram, Seongmoon Wang, Srimat Chakradhar, and Michael Bushnell</i>	

Session 9B: Diagnosis Algorithms

Fanout-Based Fault Diagnosis for Open Faults On Pass/Fail Information _____	349
<i>Koji Yamazaki and Yuzo Takamatsu</i>	

Diagnosis of Transistor Shorts in Logic Test Environment _____	354
<i>Yoshinobu Higami, Kewal Saluja, Hiroshi Takahashi, Sin-ya Kobayashi, and Yuzo Takamatsu</i>	

The Next Step in Volume Scan Diagnosis: Standard Fail Data Format _____	360
<i>Andreas Leininger, Ajay Khoche, Martin Fischer, Nagesh Tamarapalli, Wu-Tung Cheng, Randy Klingenberg, and Wu Yang</i>	

Session 9C: DFT for Processors and ASICs

DFT of the Cell Processor and its Impact on EDA Test Software _____	369
<i>Louis Bushard, Nathan Chelstrom, Steven Ferguson, and Brion Keller</i>	

Design for Testability of Software-Based Self-Test for Processors _____	375
<i>Masato Nakazato, Satoshi Ohtake, Michiko Inoue, and Hideo Fujiwara</i>	

Automation of IEEE 1149.6 Boundary Scan Synthesis in an ASIC Methodology _____	381
<i>Brian Foutz, Vivek Chickermane, Bing Li, Harry Linzer, and Gary Kunselman</i>	

Session 10A: Test Compression (2)

Interleaving of Delay Fault Test Data for Efficient Test Compression with Statistical Coding _____	389
<i>Kazuteru Namba and Hideo Ito</i>	
BCH-Based Compactors of Test Responses with Controllable Masks _____	395
<i>Taweesak Reungpeerakul, Xiaoshu Qian, and Samiha Mourad</i>	
Expansion of Convolutional Compactors over Galois Field _____	401
<i>Masayuki Arai, Satoshi Fukumoto, and Kazuhiko Iwasaki</i>	

Session 10B: Diagnosis Techniques

Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester _____	409
<i>Yoshiyuki Nakamura, Thomas Clouqueur, Kewal Saluja, and Hideo Fujiwara</i>	
Early Life Cycle Yield Learning for Nanometer Devices Using Volume Yield Diagnostics Analysis _____	415
<i>Sanae Seike, Ken Namura, Yukio Ohya, Anis Uzçaman, Shinichi Arima, Dale Meehl, Vivek Chickermane, Azumi Kobayashi, Satoshi Tanaka, and Hiroyuki Adachi</i>	
Reducing Scan Test Data Volume and Time: A Diagnosis Friendly Finite Memory Compactor _____	421
<i>Sverre Wichlund and Einar Aas</i>	

Session 10C: Network Issues

Testing Hierarchical Network-on-Chip Systems with Hard Cores Using Bandwidth Matching and On-Chip Variable Clocking _____	431
<i>Chunsheng Liu</i>	
An External Test Approach for Network-on-a-Chip Switches _____	437
<i>Jaan Raik, Vineeth Govind, and Raimund Ubar</i>	
Plug Once, Test Everything. Configuration Management in IPv6 Interop Testing _____	443
<i>Ariel Sabiguero Yawelak and César Viho</i>	

Author Index _____	449
---------------------------	------------

Call for Papers ATS 2007 _____	451
---------------------------------------	------------