

Proceedings

# IOLTS 2006

---

## 12<sup>th</sup> IEEE International On-Line Testing Symposium

---

Lake of Como, Italy  
July 10–12, 2006

**Sponsored by**  
IEEE Computer Society  
Test Technology Technical Council



Los Alamitos, California

Washington • Tokyo

---

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved.

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

*The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

IEEE Computer Society Order Number P2620  
ISBN-13: 0-7695-2620-1  
ISBN-10: 0-7695-2620-9  
Library of Congress Number 2006925976

*Additional copies may be ordered from:*

IEEE Computer Society  
Customer Service Center  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1314  
Tel: + 1 800 272 6657  
Fax: + 1 714 821 4641  
<http://computer.org/cspress>  
[csbooks@computer.org](mailto:csbooks@computer.org)

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: + 1 732 981 0060  
Fax: + 1 732 981 9667  
[http://shop.ieee.org/store/  
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)


IEEE Computer Society  
Asia/Pacific Office  
Watanabe Bldg., 1-4-2  
Minami-Aoyama  
Minato-ku, Tokyo 107-0062  
JAPAN  
Tel: + 81 3 3408 3118  
Fax: + 81 3 3408 3553  
[tokyo.ofc@computer.org](mailto:tokyo.ofc@computer.org)

*Individual paper REPRINTS may be ordered at:* [reprints@computer.org](mailto:reprints@computer.org)

Editorial production by Lisa O'Conner

Cover art production by Joe Daigle/Studio Productions

Printed in the United States of America by The Printing House



IEEE Computer Society  
**Conference Publishing Services**

<http://www.computer.org/proceedings/>

# Table of Contents

<b>Welcome from the General Co-chairs and the Program Co-chairs</b> .....	ix
<b>Organizing Committee</b> .....	x
<b>Program Committee</b> .....	xi
<b>IEEE Computer Society TTTC: Test Technology Technical Council</b> .....	xii

---

## Keynote Talk

The Challenge of Reliability in Future Complex Systems .....	3
<i>Andrea Cuomo, STMicroelectronics</i>	

## Invited Talk

Extending Moore's Law into the Next Decade—The SER Challenge.....	7
<i>Norbert Seifert, Intel</i>	

## Session 1: Fault Effects and Self-Checking Techniques

Characterizing Laser-Induced Pulses in ICs: Methodology and Results .....	11
<i>D. Leroy, S. J. Piestrak, F. Monteiro, A. Dandache, S. Rossignol, and P. Moitrel</i>	
Path (Min) Delay Faults and their Impact on Self-Checking Circuits' Operation.....	17
<i>C. Metra, M. Omaña, D. Rossi, J. M. Cazeaux, and T.M. Mak</i>	
A New Self-Checking and Code-Disjoint Non-Restoring Array Divider.....	23
<i>D. Marienfeld, E. S. Sogomonyan, V. Otcheretnij, and M. Gössel</i>	

## Session 2: BIST Techniques

Delay Fault Localization in Test-Per-Scan BIST Using Built-In Delay Sensor .....	31
<i>Swaroop Ghosh, Swarup Bhunia, Arijit Raychowdhury, and Kaushik Roy</i>	
A Partitioning Technique for Identification of Error-Capturing Scan Cells in Scan-BIST .....	37
<i>Chaowen Yu, Sudhakar M. Reddy, and Irith Pomeranz</i>	
Efficient Deterministic Test Generation for BIST Schemes with LFSR Reseeding.....	43
<i>Stelios Neophytou, Maria K. Michael, and Spyros Tragoudas</i>	

## Session 3: Technology Robustness

Erratic Effects of Irradiation in Floating Gate Memory Cells .....	51
<i>G. Cellere, A. Paccagnella, A. Visconti, and M. Bonanomi</i>	
Factors that Impact the Critical Charge of Memory Elements .....	57
<i>Tino Heijmen, Damien Giot, and Philippe Roche</i>	
Prediction of Transient Induced by Neutron/Proton in CMOS Combinational Logic Cells.....	63
<i>G. Hubert, A. Bougerol, F. Miller, N. Buard, L. Anghel, T. Carriere, F. Wrobel, and R. Gaillard</i>	

## Special Session 1: Memory Reliability Challenges

Organizer: C. Metra

Embedded Memory Reliability Trends and Solutions

*Y. Zorian*

Reliability Issues for Embedded SRAM at 90nm and Below..... 75

*Rob Aitken*

Testing Strategies for Non Volatile Memory Reliability

*G. Crisenza*

Towards the Methodology of On-line Diagnosis..... 76

*Rochit Rajsuman*

## Special Session 2: Test and Reliability Challenges for Innovative Systems

Organizer: C. Metra

Test Challenges for 3D Circuits ..... 79

*T.M. Mak*

Trends and Trade-offs in Designing Highly Robust Throughput on Chip Communication Network..... 80

*Marcello Coppola*

Floorplanning and Thermal Impact on Leakage Power and Proper Operation of Complex SOC Designs ..... 81

*Magdy S. Abadir*

The Consequences of Variability in Software ..... 82

*Isaac Levendel*

## Panel 1

From Nuclear Reaction to System Failures: Can We Address All Levels of Soft Errors Accurately?..... 85

*Organizers: Lorena Anghel, Michael Nicolaidis, and Nadine Buard*

## Embedded Tutorials: Innovative Design for Robustness

Fault Tolerance Implementation within SRAM Based FPGA Designs based upon the Increased Level  
of Single Event Upset Susceptibility ..... 89

*Melanie Berg*

Asynchronous Design: Fault Robustness and Security Characteristics ..... 92

*Marc Renaudin and Yannick Monnet*

## Session 4: Soft Errors and Latchup Mitigation

Combinational Logic Soft Error Analysis and Protection ..... 99

*André K. Nieuwland, Samir Jasarevic, and Goran Jerin*

An Improved Technique for Reducing False Alarms Due to Soft Errors..... 105

*Sandip Kundu and Ilia Polian*

A Low-Cost Single-Event Latchup Mitigation Scheme ..... 111

*Michael Nicolaidis*

## Session 5: Secure Circuits

Secure Scan Techniques: A Comparison..... 119

*David Hély, Frédéric Bancel, Marie-Lise Flottes, and Bruno Rouzeyre*

Practical Evaluation of Fault Countermeasures on an Asynchronous DES Crypto Processor ..... 125

*Y. Monnet, M. Renaudin, R. Leveugle, N. Feyt, P. Moitrel, and F. M’Buwa Nzengué*

Power Attacks on Secure Hardware Based on Early Propagation of Data ..... 131

*Konrad J. Kulikowski, Mark G. Karpovsky, and Alexander Taubin*

## Session 6: Fault Detection Techniques

Evaluating One-Hot Encoding Finite State Machines for SEU Reliability in SRAM-based FPGAs.....	139
<i>Maico Cassel and Fernanda Lima Kastensmidt</i>	
On-line Fault Detection and Location for NoC Interconnects.....	145
<i>Cristian Grecu, André Ivanov, Res Saleh, Egor S. Sogomonyan, and Partha Pratim Pande</i>	
CEDA: Control-flow Error Detection through Assertions .....	151
<i>Ramtilak Vemu and Jacob A. Abraham</i>	

## Session 7: Analog Circuits Dependability

On-Line Error Detection in Wireless RF Transmitters Using Real-Time Streaming Data.....	159
<i>V. Natarajan, G. Srinivasan, and A. Chatterjee</i>	
Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study.....	165
<i>Cristiano Lazzari, Ricardo A.L. Reis, and Lorena Anghel</i>	

## Session 8: Posters

Embedded Borden 2-UED Code Checkers.....	173
<i>Steffen Tarnick</i>	
A Note on Error Detection in an RSA Architecture by means of Residue Codes .....	176
<i>L. Breveglieri, P. Maistri, and I. Koren</i>	
Localization of Faults in Radix-n Signed Digit Adders.....	178
<i>G.C. Cardarilli, M. Ottavi, S. Pontarelli, M. Re, and A. Salsano</i>	
Embedded Scan Test with Diagnostic Features for Self-Testing SoCs .....	181
<i>C. Galke, R. Kothe, S. Schultke, K. Winkler, J. Honko, and H.T. Vierhaus</i>	
Emulation-based Fault Injection in Circuits with Embedded Memories .....	183
<i>Mario Garcia-Valderas, Marta Portela-Garcia, Celia López-Ongil, and Luis Entrena</i>	
Fault Tolerant System Design Method Based on Self-Checking Circuits.....	185
<i>Pavel Kubalik, Petr Fišer, and Hana Kubátová</i>	
Built-in Self Repair by Reconfiguration of FPGAs .....	187
<i>S. Habermann, R. Kothe, and H.T. Vierhaus</i>	
Dependability Evaluation of Transient Fault Effects in Reconfigurable Compute Fabric Devices.....	189
<i>L. Sterpone and M. Violante</i>	
Evaluating SEU and Crosstalk Effects in Network-on-Chip Routers.....	191
<i>Arthur Pereira Frantz, Luigi Carro, Érica Cota, and Fernanda Lima Kastensmidt</i>	
Diophantine-Equation Based Arithmetic Test Set Embedding.....	193
<i>D. Nikolos, D. Kagaris, and S. Gidaros</i>	
Design of a Robust 8-Bit Microprocessor to Soft Errors.....	195
<i>Rodrigo Possamai Bastos, Fernanda Lima Kastensmidt, and Ricardo Reis</i>	

## Panel 2

Should Logic SER be Solved at the Circuit Level? .....	199
<i>Organizers: T. M. Mak, Intel Corporation and S. Mitra, Stanford University</i>	

## Session 9: Reliable Systems

DMT and DT2: Two Fault-Tolerant Architectures developed by CNES for COTS-based Spacecraft Supercomputers .....	203
<i>Michel Pignol</i>	
Fault-Robust Microcontrollers for Automotive Applications.....	213
<i>Riccardo Mariani, Peter Fuhrmann, and Boris Vittorelli</i>	
Contribution of Communications to Dependability in Massively-Defective General-Purpose Nanoarchitectures .....	219
<i>Jacques Henri Collet, Piotr Zajac, Yves Crouzet, and Andrzej Napieralski</i>	

## **Session 10: Dependability Analysis**

Hardware-in-the-Loop-Based Dependability Analysis of Automotive Systems .....	229
<i>M. Sonza Reorda and M. Violante</i>	
A Low-Cost SEU Fault Emulation Platform for SRAM-Based FPGAs.....	235
<i>P. Kenterlis, N. Kranitis, A. Paschalis, D. Gizopoulos, and M. Psarakis</i>	
Real Time Fault Injection Using a Modified Debugging Infrastructure.....	242
<i>André V. Fidalgo, Gustavo R. Alves, and José M. Ferreira</i>	

## **Session 11: New Topics in Fault Detection**

The Problem of On-Line Testing Methods in Approximate Data Processing .....	251
<i>A. Drozd, M. Lobachev, and J. Drozd</i>	
Dynamic Fault Detection in Digital Systems Using Dynamic Voltage Scaling and Multi-Temperature Schemes.....	257
<i>M. Rodríguez-Irago, J.J. Rodríguez Andina, F. Vargas, J. Semião, I.C. Teixeira, and J.P. Teixeira</i>	
Online Testing by Protocol Decomposition.....	263
<i>Deepali Koppad, Danil Sokolov, Alex Bystrov, and Alex Yakovlev</i>	

## **Panel 3**

Reliability in Automotive

*Organizer: A. Pagni, STMicroelectronics*

## **Special Session 3: SER Trends: Vision and Developments from European IDMs**

*Organizer: M. Nicolaidis, TIMA Laboratory*

Soft Error Rates in Deep-Submicron CMOS Technologies .....	271
<i>Tino Heijmen</i>	
Trend in DRAM Soft Errors .....	272
<i>Günter Schindlbeck</i>	

## **Session 12: Checkers and Error Correction**

Checker No-Harm Alarm Robustness .....	275
<i>Daniele Rossi, Martin Omana, Cecilia Metra, and Andrea Pagni</i>	
Designing Robust Checkers in the Presence of Massive Timing Errors.....	281
<i>Frédérick Worm, Patrick Thiran, and Paolo Ienne</i>	
Error Correction in Arithmetic Operations by I/O Inversion.....	287
<i>Petros Oikonomakos and Paul Fox</i>	

<b>Author Index</b> .....	293
---------------------------	-----