

Proceedings

# 7<sup>th</sup> International Symposium on Quality Electronic Design



**27-29 March 2006**  
**San Jose, California**

**Technical Sponsors:**

IEEE Electron Device Society & IEEE CPMT

**Cooperating Entities:**

IEEE CASS, ACM/sigDA, and FSA

**Corporate & Media Sponsors**

Mentor Graphics, LSI LOGIC, SYNOPSIS, Chip Design



Los Alamitos, California  
Washington ♦ Tokyo

---

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

*The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

IEEE Computer Society Order Number P2523  
ISBN 0-7695-2523-7  
ISBN-13 978-0-7695-2523-5  
LOC 2005937757

*Additional copies may be ordered from:*

IEEE Computer Society  
Customer Service Center  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1314  
Tel: + 1 800 272 6657  
Fax: + 1 714 821 4641  
<http://computer.org/cspres>  
[csbooks@computer.org](mailto:csbooks@computer.org)

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: + 1 732 981 0060  
Fax: + 1 732 981 9667  
[http://shop.ieee.org/store/  
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)


IEEE Computer Society  
Asia/Pacific Office  
Watanabe Bldg., 1-4-2  
Minami-Aoyama  
Minato-ku, Tokyo 107-0062  
JAPAN  
Tel: + 81 3 3408 3118  
Fax: + 81 3 3408 3553  
[tokyo.ofc@computer.org](mailto:tokyo.ofc@computer.org)

*Individual paper REPRINTS may be ordered at:* [reprints@computer.org](mailto:reprints@computer.org)

Editorial production by Silvia Ceballos

Cover art production by Joseph Daigle/Studio Productions

Printed in the United States of America by Documation LLC




IEEE Computer Society

***Conference Publishing Services***

<http://www.computer.org/proceedings/>

# 7<sup>th</sup> International Symposium on Quality Electronic Design



## Table of Contents

|                                          |              |
|------------------------------------------|--------------|
| <b>Welcome Notes .....</b>               | <b>xviii</b> |
| <b>Organizing Committee .....</b>        | <b>xx</b>    |
| <b>Technical Subcommittees .....</b>     | <b>xxi</b>   |
| <b>Steering/Advisory Committee .....</b> | <b>xxiv</b>  |
| <b>Conference at a Glance .....</b>      | <b>xxvi</b>  |

---

### ISQED Tutorials

Chair and Moderator: Anirudh Devgan, *Magma Design Automation*

#### **Tutorial I: Emerging Technologies for VLSI Design .....**

Speakers: Rajiv Joshi, *Research Staff Member, IBM T J Watson research Center, NY*  
Kaustav Banerjee, *University of California, Santa Barbara, CA*  
Andre DeHon, *California Institute of Technology, Pasadena, CA*

#### **Tutorial II: Variability and Its Impact on Design .....**

Speakers: Keith Bowman, *Intel Corporation*  
Michael Orshansky, *University of Texas-Austin*  
Sachin S. Sapatnekar, *University of Minnesota*

### ISQED Panel Discussion

#### **Session EPI: Power Management and Optimization Challenges for Sub 90nm CMOS**

#### **Designs- What is the Real Cost of Long Battery Life? .....**

Panel Organizer: Pallab Chatterjee  
Panel Moderator: Mike Santarini  
Panelist: Dennis Heller, *CEO of Golden State Technology*  
Adam Traidman, *CEO of GigaScale IC*  
James Spoto, *CEO Applied Wave Research*  
John Goodenough, *ARM*  
Aurangzeb Khan, *Corporate VP Cadence*

## ISQED Plenary Session

### Plenary Session 1P

#### Co-Chairs

**Kris Verma, *Silicon Valley Technical Institute***

**Andrew Kahng, *UC San Diego***

Modular Service-Oriented Platform Architecture—A Key Enabler to SoC Design Quality ..... 11

*Dr. Risto Suoranta*

Deep Sub-100 nm Design Challenges ..... 13

*Dr. T. Furayama*

Successful IP Business Models ..... 15

*Dr. Di Ma*

### **Session 1A.: Variation Aware Timing**

**Chair: Murat Becer, Freescale Semiconductor**

**Co-chair: Amitava Majumdar, Stratosphere Solutions**

Variational Interconnect Delay Metrics for Statistical Timing Analysis ..... 19

*Praveen Ghanta and Sarma Vrudhula*

Statistically Aware SRAM Memory Array Design ..... 25

*Evelyn Grossar, Michele Stucchi, Karen Maex, and Wim Dehaene*

Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple  
Threshold Voltages ..... 31

*Zhiyu Liu and Volkan Kursun*

Constructing Current-Based Gate Models Based on Existing Timing  
Library ..... 37

*Andrew B. Kahng, Bao Liu, and Xu Xu*

Efficient Model Update for General Link-Insertion Networks ..... 43

*Zhuo Feng, Peng Li, and Jiang Hu*

### **Session 1B.: High-Level Design Verification**

**Chair: Tao Feng, Cadence**

**Co-chair: Li-C Wang, University of California, Santa Barbara**

Using Abstraction for Efficient Formal Verification of Pipelined  
Processors with Value Prediction ..... 51

*Miroslav N. Velev*

EFSM Manipulation to Increase High-Level ATPG Effectiveness ..... 57

*Giuseppe Di Guglielmo, Franco Fummi, Cristina Marconcini, and Graziano Pravadelli*

A Technique for Estimating the Difficulty of a Formal Verification  
Problem ..... 63

*Indradeep Ghosh and Mukul R. Prasad*

|                                                                          |    |
|--------------------------------------------------------------------------|----|
| A Formal Verification Method of Scheduling in High-Level Synthesis ..... | 71 |
| <i>Chandan Karfa, Chittaranjan Mandal, Dipankar Sarkar,</i>              |    |
| <i>Satyam R. Pentakota, and Chris Reade</i>                              |    |

### **Session 1C.: Physical Planning**

**Chair: Lei Wang, University of Connecticut**

**Co-chair: Eli Bozorgzadeh, University of California Irvine**

|                                                                                           |    |
|-------------------------------------------------------------------------------------------|----|
| Fast Incremental Link Insertion in Clock Networks for Skew Variability<br>Reduction ..... | 79 |
| <i>Anand Rajaram and David Z. Pan</i>                                                     |    |

|                                                                              |    |
|------------------------------------------------------------------------------|----|
| Clock Distribution Architectures: A Comparative Study .....                  | 85 |
| <i>Chao-Yang Yeh, Gustavo R. Wilke, Hongyu Chen, Subodh M. Reddy,</i>        |    |
| <i>Hoa-van Nguyen, Takashi Miyoshi, and William W. Walker, Rajeev Murgai</i> |    |

|                                                                                          |    |
|------------------------------------------------------------------------------------------|----|
| Post-Layout Gate Sizing for Interconnect Delay and Crosstalk Noise<br>Optimization ..... | 92 |
| <i>Narender Hanchate and Nagarajan Ranganathan</i>                                       |    |

|                                                                                   |    |
|-----------------------------------------------------------------------------------|----|
| Interconnect and Thermal-Aware Floorplanning for 3D Microprocessors .....         | 98 |
| <i>W.-L. Hung, G. M. Link, Yuan Xie, Narayanan Vijaykrishnan, and M. J. Irwin</i> |    |

### **ISQED Luncheon Speech**

|                                                           |     |
|-----------------------------------------------------------|-----|
| Simplicity and Executability: Cornerstone of Quality..... | 105 |
| <i>Mike Keating</i>                                       |     |

### **Session 2A.: Robust Device and Circuit Design**

**Chair: Sheldon Tan, University of California Riverside**

**Co-chair: Kevin Cao, Arizona State University**

|                                                                                            |     |
|--------------------------------------------------------------------------------------------|-----|
| A Compact DC and AC Model for Circuit Simulation of High Voltage<br>VDMOS Transistor ..... | 109 |
| <i>Y. S. Chauhan, C. Anghel, F. Krummenacher, R. Gillon, A. Baguenier,</i>                 |     |
| <i>B. Desoete, S. Frere, A. M. Ionescu and M. Declercq</i>                                 |     |

|                                                                                                                    |     |
|--------------------------------------------------------------------------------------------------------------------|-----|
| A Complete Carrier-Based Non-charge-Sheet Analytic Theory for Nano-Scale<br>Undoped Surrounding-Gate MOSFETs ..... | 115 |
| <i>Jin He, Xing Zhang, Ganggang Zhang, Mansun Chan, and Yangyuan Wang</i>                                          |     |

|                                                                                         |     |
|-----------------------------------------------------------------------------------------|-----|
| METS: A Metric for Electro-thermal Sensitivity, and its Application<br>to FinFETs ..... | 121 |
| <i>Brian Swahn and Soha Hassoun</i>                                                     |     |

|                                                                                                                             |     |
|-----------------------------------------------------------------------------------------------------------------------------|-----|
| A Carrier-Based Analytic Model for Undoped (Lightly Doped) Ultra-Thin-<br>Body Silicon-on-Insulator (UTB-SOI) MOSFETs ..... | 127 |
| <i>Jin He, Xing Zhang, Ganggang Zhang, Mansun Chan, and Yangyuan Wang</i>                                                   |     |

|                                                                                                        |     |
|--------------------------------------------------------------------------------------------------------|-----|
| Improving Transient Error Tolerance of Digital VLSI Circuits Using<br>RObustness COmpiler (ROCO) ..... | 133 |
| <i>Chong Zhao and Sujit Dey</i>                                                                        |     |

## **Session 2B.: Power, Noise and Timing Issues in DSM Designs**

**Chair: Vamsi Srikantam, Agilent**

**Co-chair: Jay Michlin, Swerlin**

|                                                                    |     |
|--------------------------------------------------------------------|-----|
| Probabilistic Delay Budgeting for Soft Realtime Applications ..... | 141 |
| <i>Soheil Ghiasi and Po-Kuan Huang</i>                             |     |

|                                                                                                    |     |
|----------------------------------------------------------------------------------------------------|-----|
| TBNM - Transistor-Level Boundary Model for Fast Gate-Level Noise<br>Analysis of Macro Blocks ..... | 147 |
| <i>Jindrich Zejda and Li Ding</i>                                                                  |     |

|                                                                                                        |     |
|--------------------------------------------------------------------------------------------------------|-----|
| Fast Sequential Cell Noise Immunity Characterization Using Meta-Stable<br>Point of Feedback Loop ..... | 153 |
| <i>Nahmsuk Oh, Li Ding, and Alireza Kasnavi</i>                                                        |     |

|                                                                                                  |     |
|--------------------------------------------------------------------------------------------------|-----|
| Pessimism Reduction in Static Timing Analysis Using Interdependent<br>Setup and Hold Times ..... | 159 |
| <i>Emre Salman, Ali Dasdan, Feroze Taraporevala, Kayhan Küçükçakar,<br/>and Eby G. Friedman</i>  |     |

|                                                                                             |     |
|---------------------------------------------------------------------------------------------|-----|
| Power Islands: A High-Level Technique for Counteracting Leakage<br>in Deep Sub-Micron ..... | 165 |
| <i>Deniz Dal, Adrian Nunez, and Nazanin Mansouri</i>                                        |     |

|                                                                                          |     |
|------------------------------------------------------------------------------------------|-----|
| Simultaneous Statistical Delay and Slew Optimization for Interconnect<br>Pipelines ..... | 171 |
| <i>Andrew Havlir and David Z. Pan</i>                                                    |     |

## **Session 2C.: Memory Analysis**

**Chair: Hidetoshi Matsuoka, Fujitsu**

**Co-chair: Peter Wright, Synopsys**

|                                                                                                     |     |
|-----------------------------------------------------------------------------------------------------|-----|
| System-Level SRAM Yield Enhancement .....                                                           | 179 |
| <i>Fadi J. Kurdahi, Ahmed M. Eltawil, Young-Hwan Park, Rouwaida N. Kanj,<br/>and Sani R. Nassif</i> |     |

|                                                                                                                                                |     |
|------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Sensing Margin Analysis of MLC Flash Memories Using a Novel Unified<br>Statistical Model .....                                                 | 185 |
| <i>Young-Gu Kim, Sang-Hoon Lee, Dae-Han Kim, Jae-Woo Im, Ji-Seong Doh,<br/>Sung-Eun Yu, Dae-Wook Kim, Young-Kwan Park, and Jeong-Taek Kong</i> |     |

|                                                                                                                |     |
|----------------------------------------------------------------------------------------------------------------|-----|
| The Statistics of Device Variations and Its Impact on SRAM Bitcell Performance,<br>Leakage and Stability ..... | 190 |
| <i>Ramnath Venkatraman, Ruggero Castagnetti, and Shiva Ramesh</i>                                              |     |

|                                                                                                                  |     |
|------------------------------------------------------------------------------------------------------------------|-----|
| A Simulation-Based Soft Error Estimation Methodology for Computer Systems .....                                  | 196 |
| <i>Makoto Sugihara, Tohru Ishihara, Koji Hashimoto, and Masanori Muroyama</i>                                    |     |
| SRAM Local Bit Line Access Failure Analyses .....                                                                | 204 |
| <i>Praveen Elakkumanan, Jente B. Kuang, Kevin Nowka, Ramalingam Sridhar, Rouwaida Kanj, and Sani Nassif</i>      |     |
| Impact of NBTI on SRAM Read Stability and Design for Reliability .....                                           | 210 |
| <i>Sanjay V. Kumar, Chris H. Kim, and Sachin S. Sapatnekar</i>                                                   |     |
| <b>Session 2D.: Posters</b>                                                                                      |     |
| <b>Chair: Tanay Karnik, Intel</b>                                                                                |     |
| <b>Co-chair: Charlie Chung-Ping Chen, University of Wisconsin-Madison</b>                                        |     |
| Minimizing FPGA Reconfiguration Data at Logic Level .....                                                        | 219 |
| <i>Krishna Raghuraman, Haibo Wang, and Spyros Tragoudas</i>                                                      |     |
| Structure Synthesis of Analog and Mixed-Signal Circuits Using Partition<br>Techniques .....                      | 225 |
| <i>Kaiping Zeng and Sorin A. Huss</i>                                                                            |     |
| Language-Based High Level Transaction Extraction on On-Chip Buses .....                                          | 231 |
| <i>Yi-Le Huang, Chun-Yao Wang, Richard Yeh, Shih-Chieh Chang, and Yung-Chih Chen</i>                             |     |
| Clock Skew Scheduling Under Process Variations .....                                                             | 237 |
| <i>Xinjie Wei, Yici Cai, and Xianlong Hong</i>                                                                   |     |
| A CMOS Thermal Sensor and Its Applications in Temperature<br>Adaptive Design .....                               | 243 |
| <i>Qikai Chen, Mesut Meterelliyoz, and Kaushik Roy</i>                                                           |     |
| Monte Carlo-Alternative Probabilistic Simulations for Analog Systems.....                                        | 249 |
| <i>Rasit Onur Topaloglu</i>                                                                                      |     |
| Critical Path Analysis Considering Temperature, Power Supply Variations<br>and Temperature Induced Leakage ..... | 254 |
| <i>Peng Li</i>                                                                                                   |     |
| Process Window and Device Variations Evaluation Using Array-Based<br>Characterization Circuits .....             | 260 |
| <i>C. Tabery, M. Craig, G. Burbach, B. Wagner, S. McGowan, P. Etter, S. Roling, C. Haidinyak, and E. Ehrichs</i> |     |
| Novel Decoupling Capacitor Designs for sub- 90nm CMOS Technology .....                                           | 266 |
| <i>Xiongfei Meng, Karim Arabi, and Resve Saleh</i>                                                               |     |
| Localized On-Chip Power Delivery Network Optimization via Sequence<br>of Linear Programming .....                | 272 |
| <i>Jeffrey Fan, I-Fan Liao, Sheldon X.-D. Tan, Yici Cai, and Xianlong Hong</i>                                   |     |

|                                                                                                                                                 |     |
|-------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Non-physical Pseudo-Wave-Based Modal Decoupling Technique of Multi-coupled Co-planar Transmission Lines with Homogeneous Dielectric Media ..... | 278 |
| <i>Seongkyun Shin and Yungseon Eo</i>                                                                                                           |     |
| Enhancement of Signal Integrity and Power Integrity with Embedded Capacitors in High-Speed Packages .....                                       | 284 |
| <i>K. Srinivasan, P. Muthana, R. Mandrekar, E. Engin, J. Choi, and M. Swaminathan</i>                                                           |     |
| An Improved AMG-Based Method for Fast Power Grid Analysis .....                                                                                 | 290 |
| <i>Cheng Zhuo, Jiang Hu, and Kangsheng Chen</i>                                                                                                 |     |
| Formal Verification of Pipelined Microprocessors with Delayed Branches .....                                                                    | 296 |
| <i>Miroslav N. Velev</i>                                                                                                                        |     |
| Power-Aware Test Pattern Generation for Improved Concurrency at the Core Level .....                                                            | 300 |
| <i>Arkan Abdulrahman and Spyros Tragoudas</i>                                                                                                   |     |
| Advances in Computation of the Maximum of a Set of Random Variables .....                                                                       | 306 |
| <i>Debjit Sinha, Hai Zhou, and Narendra V. Shenoy</i>                                                                                           |     |
| A Low-Leakage High-Speed Monotonic Static CMOS 64b Adder in a Dual Gate Oxide 65-nm CMOS Technology.....                                        | 312 |
| <i>Ali Bastani and Charles A. Zukowski</i>                                                                                                      |     |
| Leakage Biased Sleep Switch Domino Logic .....                                                                                                  | 318 |
| <i>Zhiyu Liu and Volkan Kursun</i>                                                                                                              |     |
| Improvements to CBCM (Charge Based Capacitance Measurement) for Deep Submicron CMOS Technology .....                                            | 324 |
| <i>Randy Bach, Bob Davis, and Rich Laubhan</i>                                                                                                  |     |
| Design of a Single Event Upset (SEU) Mitigation Technique for Programmable Devices.....                                                         | 330 |
| <i>S. Baloch, T. Arslan, and A. Stoica</i>                                                                                                      |     |
| Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects .....                                                                     | 334 |
| <i>Jean-Marc Philippe, Sébastien Pillement, and Olivier Sentieys</i>                                                                            |     |
| Processing Rate Optimization by Sequential System Floorplanning .....                                                                           | 340 |
| <i>Jia Wang, Ping-Chih Wu, and Hai Zhou</i>                                                                                                     |     |
| Fast Boolean Matching with Don't Cares .....                                                                                                    | 346 |
| <i>Zile Wei, Donald Chai, Andreas Kuehlmann, and A. Richard Newton</i>                                                                          |     |
| A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures .....                                            | 352 |
| <i>Krishnan Srinivasan and Karam S. Chatha</i>                                                                                                  |     |

|                                                                                                                                     |     |
|-------------------------------------------------------------------------------------------------------------------------------------|-----|
| Core Network Interface Architecture and Latency Constrained On-Chip<br>Communication .....                                          | 358 |
| <i>Praveen Bhojwani and Rabi N. Mahapatra</i>                                                                                       |     |
| Design Space Exploration of RTL Datapaths Using Rent Parameter Based<br>Stochastic Wirelength Estimation .....                      | 364 |
| <i>Vyas Krishnan and Srinivas Katkoori</i>                                                                                          |     |
| Equivalence Checking of C Programs by Locally Performing Symbolic Simulation<br>on Dependence Graphs .....                          | 370 |
| <i>Takeshi Matsumoto, Hiroshi Saito, and Masahiro Fujita</i>                                                                        |     |
| System-Level Process Variability Compensation on Memory Organizations of Dynamic<br>Applications: A Case Study .....                | 376 |
| <i>Concepcion Sanz Pineda, Manuel Prieto Matias, Antonis Papanikolaou,<br/>Miguel Miranda, and Francky Catthoor</i>                 |     |
| A Low Input, Low-Power Dissipation CMOS ADC.....                                                                                    | 383 |
| <i>Biye Wang, Lile He, and Morris Jones</i>                                                                                         |     |
| Constant Impedance Scaling Paradigm for Scaling LC Transmission Lines .....                                                         | 387 |
| <i>J. Balachandran, S. Brebels, G. Carchon, M. Kuijk, W. De Raedt, B. Nauwelaers, and E. Beyne</i>                                  |     |
| Quasi-One-Step Gauss-Jacobi Method for Large-Scale Interconnect Analysis via<br>RLCG-MNA Formulation .....                          | 393 |
| <i>Yuichi Tanji, Takayuki Watanabe, Hidemasa Kubota, and Hideki Asai</i>                                                            |     |
| <b>Session 3A.: Interconnect Analysis and Optimization</b>                                                                          |     |
| <b>Chair: Farzan Fallah, Fujitsu Labs</b>                                                                                           |     |
| <b>Co-chair: Sarma Vrudhula, University of Arizona</b>                                                                              |     |
| Analysis of Pulse Signaling for Low-Power On-Chip Global Bus Design .....                                                           | 401 |
| <i>Min Chen and Yu Cao</i>                                                                                                          |     |
| Information Theoretic Capacity of Long On-Chip Interconnects in the Presence<br>of Crosstalk .....                                  | 407 |
| <i>Rohit Singhal, Gwan S. Choi, and Rabi Mahapatra</i>                                                                              |     |
| Compact Reduced Order Modeling for Multiple-Port Interconnects.....                                                                 | 413 |
| <i>Pu Liu, Sheldon X. -D. Tan, Bruce McGaughy, and Lifeng Wu</i>                                                                    |     |
| Efficient Signal Integrity Verification Method of Multi-Coupled RLC Interconnect<br>Lines with Asynchronous Circuit Switching ..... | 419 |
| <i>Teayong Je and Yungseon Eo</i>                                                                                                   |     |
| Reducing the Data Switching Activity on Serial Link Buses .....                                                                     | 425 |
| <i>Maged Ghoneima, Yehea Ismail, Muhammad Khellah, and Vivek De</i>                                                                 |     |

**Session 3B: Digital Test and Diagnosis Techniques**  
**Chair: Sreejit Chakravarty, Intel**  
**Co-chair: Miroslav Velez, Carnegie Mellon University**

|                                                                                                     |     |
|-----------------------------------------------------------------------------------------------------|-----|
| Efficient Multiphase Test Set Embedding for Scan-Based Testing .....                                | 433 |
| <i>E. Kalligeros, X. Kavousianos, and D. Nikolos</i>                                                |     |
| Evaluation of Collapsing Methods for Fault Diagnosis .....                                          | 439 |
| <i>Rajsekhar Adapa, Spyros Tragoudas, and Maria K. Michael</i>                                      |     |
| On N-Detect Pattern Set Optimization .....                                                          | 445 |
| <i>Yu Huang</i>                                                                                     |     |
| On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design .....                        | 451 |
| <i>Li-Chung Hsu and Hung-Ming Chen</i>                                                              |     |
| An Improved Method for Identifying Linear Dependencies in Path Delay Faults .....                   | 457 |
| <i>E. Flanigan, T. Haniotakis, and S. Tragoudas</i>                                                 |     |
| Delay Fault Diagnosis for Non-Robust Test .....                                                     | 463 |
| <i>Vishal J. Mehta, Zhiyan Wang, Malgorzata Marek-Sadowska, Kun-Han Tsai,<br/>and Janusz Rajski</i> |     |

**Session 3C.: Back of Line DFM**  
**Chair: Rajendran Panda, Freescale Semiconductor**  
**Co-chair: Enrico Malavasi, PDF Solutions**

|                                                                                                                                               |     |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Yield Improvement by Local Wiring Redundancy .....                                                                                            | 473 |
| <i>Jeanne Bickford, Markus Buehler, Jason Hibbeler, Juergen Koehl, Dirk Mueller,<br/>Sven Peyer, and Christian Schulte</i>                    |     |
| Via Distribution Model for Yield Estimation .....                                                                                             | 479 |
| <i>Takumi Uezono, Kenichi Okada, and Kazuya Masu</i>                                                                                          |     |
| The Use of the Manufacturing Sensitivity Model Forms to Comprehend Layout<br>Manufacturing Robustness for Use during Device Design .....      | 485 |
| <i>Lawrence S. Melvin, Daniel N. Zhang, Kirk J. Strozewski, and Skye Wolfer</i>                                                               |     |
| DFM Metrics for Standard Cells .....                                                                                                          | 491 |
| <i>Robert Aitken</i>                                                                                                                          |     |
| Yield Enhancement Methodology for CMOS Standard Cells .....                                                                                   | 497 |
| <i>Arnaud Epinat, N. Vijayaraghavan, Matthieu Sautier, Olivier Callen,<br/>Sébastien Fabre, Ryan Ross, Paul Simon, and Robin Wilson</i>       |     |
| Dummy-Gate Structure to Improve ESD Robustness in a Fully-Salicided 130-nm<br>CMOS Technology without Using Extra Salicide-Blocking Mask..... | 503 |
| <i>Hsin-Chyh Hsu and Ming-Dou Ker</i>                                                                                                         |     |

## ISQED Panel Discussion

### Session EP2: Who is Really Responsible for Quality Throughout the Design Process?.....507

Panel Organizer: David Overhauser  
Panel Moderator: Ron Wilson  
Panelist: Gary Delp, *LSI Logic Distinguished Engineer; VSIA, CTO*  
Jim Venable, *Mentor Graphics IP Division*  
Naveed Sherwani, *President, Open-Silicon*  
Joachim Kunkel, *VP of Engineering, Synopsis*  
Aurangzeb Khan, *Corporate VP Cadence*

## ISQED Plenary Session

### Plenary Session 2P

#### Co-Chairs

**Lech Jozwiak, Eindhoven University of Technology**  
**George Alexiou, University of Patras and Computer Technology Institute, Patras, Greece**

Adding Manufacturability to the Quality of Results..... 511

*Dr. Raul Camposano*

Future Memory Technology Trends and Challenges..... 513

*Dr. Changhyun Kim*

Device and Technology Challenges for Nanoscale CMOS ..... 515

*Dr. H.-S. Philip Wong*

### Session 4A.: Analog Test and Self-Checking Design

**Chair: George Alexiou, University of Patras**

**Co-chair: Spyros Tragoudas, Southern Illinois University**

A Totally Self-Checking S-box Architecture for the Advanced Encryption  
Standard ..... 519

*Adam Matthews and Parag K. Lala*

Jitter Decomposition by Time Lag Correlation ..... 525

*Qingqi Dou and Jacob A. Abraham*

Design of Window Comparators for Integrator-Based Capacitor Array  
Testing Circuits ..... 531

*Amit Laknaur and Haibo Wang*

Analysis and Experimental Results of an FPGA-Based Strategy for Fast Production  
Test of High Resolution ADCs..... 537

*Daniela De Venuto and Leonardo Reyneri*

Exploring the Ability of Oscillation Based Test for Testing Continuous -Time  
Ladder Filters ..... 543

*J.L. Catalano, G. Peretti, E. Romero, and C. Marqués*

**Session 4B.: Power Aware Designs and Memory Management**  
**Chair: Lech Jozwiak, Eindhoven University of Technology**  
**Co-chair: Artur Chojnacki, PDF Solutions**

|                                                                                                                       |     |
|-----------------------------------------------------------------------------------------------------------------------|-----|
| Data Replication in Banked DRAMs for Reducing Energy Consumption .....                                                | 551 |
| <i>Ozcan Ozturk and Mahmut Kandemir</i>                                                                               |     |
| Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation<br>Backend for Leakage Calibration ..... | 557 |
| <i>Minh Q. Do, Mindaugas Draždžiulis, Per Larsson-Edefors, and Lars Bengtsson</i>                                     |     |
| Dual-K Versus Dual-T Technique for Gate Leakage Reduction: A Comparative<br>Perspective .....                         | 564 |
| <i>Saraju P. Mohanty, Ramakrishna Velagapudi, and Elias Kougianos</i>                                                 |     |
| Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs .....                                       | 570 |
| <i>Sri Hari, Krishna Narayanan, Mahmut Kandemir, and Ozcan Ozturk</i>                                                 |     |
| Shared Scratch-Pad Memory Space Management .....                                                                      | 576 |
| <i>Ozcan Ozturk, Mahmut Kandemir, and Ibrahim Kolcu</i>                                                               |     |

**Session 4C.: Technologies for Robust Design**  
**Chair: Ming Dou Ker, National Chiao Tung University**  
**Co-chair: Paul Tong, Pericom**

|                                                                                                                                                       |     |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| New Generation of Predictive Technology Model for Sub-45nm Design Exploration .....                                                                   | 585 |
| <i>Wei Zhao and Yu Cao</i>                                                                                                                            |     |
| A Non-volatile Embedded Memory for High Temperature Automotive and High-<br>Retention Applications .....                                              | 591 |
| <i>Mammen Thomas, Jagdish Pathak, Jim Payne, Friedrich Leisenberger,<br/>Ewald Wachmann, Gregor Schatzberger, Andreas Wiesner, and Martin Schrems</i> |     |
| Method to Evaluate Cable Discharge Event (CDE) Reliability of Integrated Circuits<br>in CMOS Technology .....                                         | 597 |
| <i>Tai-Xiang Lai and Ming-Dou Ker</i>                                                                                                                 |     |
| Analysis of Process Variation's Effect on SRAM's Read Stability .....                                                                                 | 603 |
| <i>Chung-Kuan Tsai, Malgorzata Marek-Sadowska</i>                                                                                                     |     |
| Logic SER Reduction through Flipflop Redesign .....                                                                                                   | 611 |
| <i>Vivek Joshi, Rajeev R. Rao, David Blaauw, and Dennis Sylvester</i>                                                                                 |     |
| Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER of Combinational<br>Logic .....                                                              | 617 |
| <i>Praveen Elakkumanan, Kishan Prasad, and Ramalingam Sridhar</i>                                                                                     |     |

## **Session 5A.: IC-Package Design Challenges**

**Chair: Lalitha Immaneni, Intel**

**Co-chair: Jaijeet Roychowdhury, University of Minnesota**

|                                                                                       |     |
|---------------------------------------------------------------------------------------|-----|
| Thermal Trends in Emerging Technologies .....                                         | 625 |
| <i>G. M. Link and N. Vijaykrishnan</i>                                                |     |
| Power Gating with Multiple Sleep Modes .....                                          | 633 |
| <i>Kanak Agarwal, Harmander Deogun, Dennis Sylvester, and Kevin Nowka</i>             |     |
| SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching ..... | 638 |
| <i>Andrew B. Kahng, Bao Liu, and Sheldon Tan</i>                                      |     |
| Accurate Thermal Analysis Considering Nonlinear Thermal Conductivity .....            | 644 |
| <i>Anand Ramalingam, Frank Liu, Sani R. Nassif, and David Z. Pan</i>                  |     |
| Minimizing Ohmic Loss in Future Processor IR Events .....                             | 650 |
| <i>Mark M. Budnik and Kaushik Roy</i>                                                 |     |

## **Session 5B.: IP, Interoperability: Design Optimization**

**Chair: James Lei, Altera**

**Co-chair: Tom Chen, Colorado State University**

|                                                                                                            |     |
|------------------------------------------------------------------------------------------------------------|-----|
| gmTest: An Industry-Wide Database of VLSI Layouts for Quality Control .....                                | 659 |
| <i>Anand P. Kulkarni and Thomas J. Grebinski</i>                                                           |     |
| ConvexSmooth: A Simultaneous Convex Fitting and Smoothing Algorithm for Convex Optimization Problems ..... | 665 |
| <i>Sanghamitra Roy and Charlie Chung-Ping Chen</i>                                                         |     |
| A Watermarking System for IP Protection by Buffer Insertion Technique .....                                | 671 |
| <i>Guangyu Sun, Zhiqiang Gao, and Yi Xu</i>                                                                |     |
| Partial Selective Encryption: An Improved System for Protecting VLSI Design Data in the OASIS format ..... | 676 |
| <i>Anand P Kulkarni and Thomas J Grebinski</i>                                                             |     |
| Transistor-Level Optimization of Supergates .....                                                          | 682 |
| <i>Dimitris Kagaris and Themistoklis Haniotakis</i>                                                        |     |

## **Session 5C.: DSM Interconnect Challenges**

**Chair: Hardy Leung, Magma**

**Co-chair: David Pan, University of Texas**

|                                                                  |     |
|------------------------------------------------------------------|-----|
| Study of Floating Fill Impact on Interconnect Capacitance .....  | 691 |
| <i>Andrew B. Kahng, Kambiz Samadi, and Puneet Sharma</i>         |     |
| The Challenges and Impact of Parasitic Extraction at 65 nm ..... | 697 |
| <i>Karen Chow</i>                                                |     |

|                                                                                                                 |     |
|-----------------------------------------------------------------------------------------------------------------|-----|
| Pre-Layout Inductive Corners for Advanced Digital Design Interconnect:<br>Modeling and Silicon Validation ..... | 703 |
| <i>Lauréline David, Stéphane Martin, Corinne Crégut, Eric Balossier,<br/>Fabrice Huret, and Frédéric Nyer</i>   |     |

|                                                                                                             |     |
|-------------------------------------------------------------------------------------------------------------|-----|
| A Mixed Boundary Element Method for Extracting Frequency-Dependent<br>Inductances of 3D Interconnects ..... | 709 |
| <i>Changhao Yan, Wenjian Yu, and Zeyi Wang</i>                                                              |     |

**Session 6A.: Leakage Analysis and Optimization**  
**Chair: Syed Alam, Freescale Semiconductor**  
**Co-chair: Volkan Kuryn, University of Wisconsin-Madison**

|                                                                                         |     |
|-----------------------------------------------------------------------------------------|-----|
| LOTUS: Leakage Optimization under Timing Uncertainty for Standard-Cell<br>Designs ..... | 717 |
| <i>Sarvesh Bhardwaj, Sarma Vrudhula, and Yu Cao</i>                                     |     |

|                                                                                                 |     |
|-------------------------------------------------------------------------------------------------|-----|
| Simultaneous Fine-grain Sleep Transistor Placement and Sizing for Leakage<br>Optimization ..... | 723 |
| <i>Wang Yu, Lin Hai, Yang Huazhong, Luo Rong, and Wang Hui</i>                                  |     |

|                                                            |     |
|------------------------------------------------------------|-----|
| Low-Leakage SRAM Design with Dual Vt Transistors .....     | 729 |
| <i>Behnam Amelifard, Farzan Fallah, and Massoud Pedram</i> |     |

|                                                                  |     |
|------------------------------------------------------------------|-----|
| Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance ..... | 735 |
| <i>Akhilesh Kumar and Mohab Anis</i>                             |     |

|                                                                                                                        |     |
|------------------------------------------------------------------------------------------------------------------------|-----|
| Gate Sizing and Replication to Minimize the Effects of Virtual Ground<br>Parasitic Resistances in MTCMOS Designs ..... | 741 |
| <i>Chanseok Hwang, Changwoo Kang, and Massoud Pedram</i>                                                               |     |

|                                                                    |     |
|--------------------------------------------------------------------|-----|
| Impact of Gate-Length Biasing on Threshold-Voltage Selection ..... | 747 |
| <i>Andrew B. Kahng, Swamy Muddu, and Puneet Sharma</i>             |     |

**Session 6B.: System Level Designs and Reliability Models**  
**Chair: Lech Jozwiak, Eindhoven University of Technology**  
**Co-chair: Antonio Nunez, Univeristy of Las Palmas, GC Spain**

|                                                                                   |     |
|-----------------------------------------------------------------------------------|-----|
| FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based<br>Designs ..... | 755 |
| <i>Bin Zhang, Wei-Shen Wang, and Michael Orshansky</i>                            |     |

|                                                                    |     |
|--------------------------------------------------------------------|-----|
| Diagnosis and Design for Diagnosability for Internet Routers ..... | 761 |
| <i>Lee Barford</i>                                                 |     |

|                                                                                            |     |
|--------------------------------------------------------------------------------------------|-----|
| Enabling Quality and Schedule Predictability in SoC Design Using<br>HandoffQC .....        | 769 |
| <i>Bhaskar J. Karmakar, V. Kalyana Chakravarty, R. Venkatraman,<br/>and Jagdish C. Rao</i> |     |

|                                                                                                                             |            |
|-----------------------------------------------------------------------------------------------------------------------------|------------|
| Transaction Level Error Susceptibility Model for Bus-Based SoC Architectures .....                                          | 775        |
| <i>Ing-Chao Lin, Suresh Srinivasan, Vijay Narayanan, and N. Dhanwada</i>                                                    |            |
| System-Level Design Methodology with Direct Execution for Multiprocessors on SoPC .....                                     | 781        |
| <i>Riad Ben Mouhoub and Omar Hammami</i>                                                                                    |            |
| <b>Session 6C.: Modeling for DFM</b>                                                                                        |            |
| <b>Chair: Dave Overhauser, Cadence</b>                                                                                      |            |
| <b>Co-chair: Sani Nassif, IBM</b>                                                                                           |            |
| Question: DRC or DfM ? Answer: FMEA and ROI .....                                                                           | 789        |
| <i>Artur Balasinski</i>                                                                                                     |            |
| Statistical Analysis of Capacitance Coupling Effects on Delay and Noise .....                                               | 795        |
| <i>Usha Narasimha, Binu Abraham, and Nagaraj NS</i>                                                                         |            |
| Bringing Manufacturing into Design via Process-Dependent SPICE Models .....                                                 | 801        |
| <i>Sridhar Tirumala, Yuri Mahotin, Xi-Wei Lin, Victor Moroz, Lee Smith, S. Krishnamurthy, Li Bomholt, and Dipu Pramanik</i> |            |
| Stress-Aware Design Methodology .....                                                                                       | 807        |
| <i>Victor Moroz, Lee Smith, Xi-Wei Lin, Dipu Pramanik, and Greg Rollins</i>                                                 |            |
| A DFM Methodology to Evaluate the Impact of Lithography Conditions on the Speed of Critical Paths in a VLSI Circuit .....   | 813        |
| <i>Peter Wright and Minghui Fan</i>                                                                                         |            |
| <b>Author Index .....</b>                                                                                                   | <b>817</b> |
| <b>Participating Organizations.....</b>                                                                                     | <b>821</b> |
| <b>Best Paper Award .....</b>                                                                                               | <b>822</b> |
| <b>ISQED 2007 Call for Papers.....</b>                                                                                      | <b>823</b> |