

# ISLPED'06

## Proceedings of the 2006 International Symposium on Low Power Electronics and Design

Tegernsee, Germany • October 4-6, 2006



Sponsored by

ACM SIGDA and IEEE Circuits and Systems Society



with technical support from  
the IEEE Solid-State Circuits Society



and

the IEEE Electron Devices Society



**The Association for Computing Machinery  
1515 Broadway  
New York, New York 10036**

Copyright © 2006 by the Association for Computing Machinery, Inc. (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept., ACM, Inc. Fax +1 (212) 869-0481 or <permissions@acm.org>.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

**Notice to Past Authors of ACM-Published Articles**

ACM intends to create a complete electronic archive of all articles and/or other material previously published by ACM. If you have written a work that has been previously published by ACM in any journal or conference proceedings prior to 1978, or any SIG Newsletter at any time, and you do NOT want this work to appear in the ACM Digital Library, please inform permissions@acm.org, stating the title of the work, the author(s), and where and when published.

**ISBN: 1-59593-462-6**

Additional copies may be ordered prepaid from:

**ACM Order Department**  
PO Box 11405  
New York, NY 10286-1405

Phone: 1-800-342-6626  
(US and Canada)  
+1-212-626-0500  
(all other countries)  
Fax: +1-212-944-1318  
E-mail: acmhelp@acm.org

**ACM Order Number 477064**  
**IEEE Catalog No. 06TH8925**  
Printed in the USA

# Table of Contents

ISLPED'06 Executive Committee & Symposium Officers .....	xi
--	----

Technical Program Committee .....	xii
-----------------------------------	-----

ISLPED'06 Sponsors & Supporters .....	xv
---------------------------------------	----

## Keynote

Session Chair: Wolfgang Nebel (*University of Oldenburg and OFFIS*)

- **Design Challenges for Mobile Communication Devices** ..... 1  
C. Kutter (*Infineon Technologies AG*)

## Session 1: Emerging Technologies and Designs for Low Power

Session Chair: Chris Kim (*University of Minnesota*), Co-Chair: Ali Keshavarzi (*Intel Corporation*)

- **Analysis of Super Cut-off Transistors for Ultralow Power Digital Logic Circuits** ..... 2  
A. Raychowdhury, X. Fong, Q. Chen, K. Roy (*Purdue University*)
- **Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits** ..... 8  
J. Kwong, A. P. Chandrakasan (*Massachusetts Institute of Technology*)
- **Robust Level Converter Design for Sub-threshold Logic** ..... 14  
I. J. Chang (*Purdue University*), J.-J. Kim (*IBM T.J. Watson Research Center*), K. Roy (*Purdue University*)
- **Integrated Solar Energy Harvesting and Storage** ..... 20  
N. Guilar, A. Chen, T. Kleeburg, R. Amirtharajah (*University of California at Davis*)
- **Energy/Power Breakdown of Pipelined Nanometer Caches (90nm/65nm/45nm/32nm)** ..... 25  
S. Rodriguez, B. Jacob (*University of Maryland*)

## Session 2: Microarchitectural Techniques for Low Power

Session Chair: Russ Joseph (*Northwestern University*), Co-Chair: Qing Wu (*SUNY Binghamton*)

- **Stall Cycle Redistribution in a Transparent Fetch Pipeline** ..... 31  
E. L. Hill, M. H. Lipasti (*University of Wisconsin*)
- **Selective Writeback: Exploiting Transient Values for Energy-Efficiency and Performance** ..... 37  
D. Balkan, J. Sharkey, D. Ponomarev, K. Ghose (*State University of New York*)
- **Energy-Efficient Dynamic Instruction Scheduling Logic through Instruction Grouping** ..... 43  
H. Sasaki, M. Kondo, H. Nakamura (*The University of Tokyo*)
- **Independent Front-end and Back-end Dynamic Voltage Scaling for a GALS Microarchitecture** ..... 49  
G. Magklis, P. Chaparro, J. González, A. González (*Intel Barcelona Research Center*)
- **Synergistic Temperature and Energy Management in GALS Processor Architectures** ..... 55  
YK. Zhu (*University of Rochester*), D. H. Albonesi (*Cornell University*)

## Session 3: Circuit Techniques for Scaled Technologies

Session Chair: Dongsheng Brian Ma (*University of Arizona*), Co-chair: Matthew Ziegler (*IBM*)

- **A Two-Port SRAM for Real-Time Video Processor Saving 53% of Bitline Power with Majority Logic and Data-Bit Reordering** ..... 61  
H. Fujiwara, K. Nii, J. Miyakoshi, Y. Murachi (*Kobe University*), Y. Morita (*Kanazawa University*),  
H. Kawaguchi, M. Yoshimoto (*Kobe University*)

- **A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting** ..... 67  
J. Kil (*Intel Corporation*), J. Gu, C. H. Kim (*University of Minnesota*)
- **A Dual-V<sub>DD</sub> Boosted Pulsed Bus Technique for Low Power and Low Leakage Operation** ..... 73  
H. S. Deogun, R. Senger, D. Sylvester (*University of Michigan*), R. Brown (*University of Utah*),  
K. Nowka (*IBM Corporation*)
- **Time-Borrowing Multi-Cycle On-Chip Interconnects for Delay Variation Tolerance** ..... 79  
K. Bowman, J. Tschanz, M. Khellah (*Intel Corporation*),  
M. Ghoneima, Y. Ismail (*Northwestern University*), V. De (*Intel Corporation*)
- **A Pulsed Low-voltage Swing Latch for Reduced Power Dissipation in High-Frequency Microprocessors** ..... 85  
P.-F. Lu, N. Cao, L. Sigal, P. Woltgens, R. Robertazzi, D. Heidel (*IBM T.J. Watson Research Center*)

#### Session 4: Power Management and Application Specific Architectures

Session Chair: Massoud Pedram (*University of Southern California*), Co-chair: Vivek Tiwari (*Intel Corporation*)

- **Temporal Vision-Guided Energy Minimization for Portable Displays** ..... 89  
W.-C. Cheng, C.-F. Hsu, C.-F. Chao (*National Chiao Tung University*)
- **Dynamic Current Modeling at the Instruction Level** ..... 95  
J. Rizo-Morente, M. Casas-Sanchez, C. J. Bleakley (*UCD School of Computer Science and Informatics*)
- **Reducing Idle Mode Power in Software Defined Radio Terminals** ..... 101  
H. Lee, T. Mudge (*University of Michigan*), C. Chakrabarti (*Arizona State University*)
- **Power Reduction in an H.264 Encoder Through Algorithmic and Logic Transformations** ..... 107  
M. G. Koziri, G. I. Stamoulis (*University of Thessaly*), I. X. Katsavounidis (*InterVideo, Inc.*)
- **Energy-efficient Motion Estimation using Error-Tolerance** ..... 113  
G. V. Varatkar, N. R. Shanbhag (*University of Illinois at Urbana-Champaign*)

#### Poster Session 1: Low Power Circuits and Microarchitectures

Session Chair: Tanay Karnik (*Intel Corporation*)

- **Variability-Aware Device Optimization under I<sub>ON</sub> and Leakage Current Constraints** ..... 119  
J. Jaffari, M. Anis (*University of Waterloo*)
- **A 0.5-V FD-SOI Twin-Cell DRAM with Offset-Free Dynamic-V<sub>T</sub> Sense Amplifiers** ..... 123  
R. Takemura, K. Itoh, T. Sekiguchi (*Hitachi Ltd.*)
- **Utilizing Reverse Short Channel Effect for Optimal Subthreshold Circuit Design** ..... 127  
T.-H. Kim, H. Eom, J. Keane, C. Kim (*University of Minnesota*)
- **Logic Circuits Operating in Subthreshold Voltages** ..... 131  
J. Nyathi, B. Bero (*Washington State University*)
- **A New Mismatch-Dependent Low Power Technique with Shadow Match-Line Voltage-Detecting Scheme for CAMs** ..... 135  
J. Zhang, Y. Ye (*Harbin Institute of Technology*), B. Liu (*National Cheng Kung University*)
- **Thread-Associative Memory for Multicore and Multithreaded Computing** ..... 139  
S. Wang, L. Wang (*University of Connecticut*)
- **Hierarchical Value Cache Encoding for Off-Chip Data Bus** ..... 143  
C.-H. Lin, C.-L. Yang (*National Taiwan University*), K.-J. King (*IBM STG xSeries Development*)
- **Reducing Cache Traffic and Energy with Macro Data Load** ..... 147  
L. Jin, S. Cho (*University of Pittsburgh*)
- **Modelling Macromodules for High-Level Dynamic Power Estimation of FPGA-based Digital Designs** ..... 151  
A. Reimer, A. Schulz (*University of Oldenburg*),  
W. Nebel (*University of Oldenburg & OFFIS Research Institute*)

## Industry Session: Highlights of Industrial Low Power Tools and Flows..... 155

Session Chair: Qing Wu (*SUNY Binghamton*)

### Session 5: Thermal and Energy Aware Design

Session Chair: Domenik Helms (*OFFIS*), Co-chair: Ulf. Schlichtmann (*Technical University Munich*)

- **Thermal Via Allocation for 3D ICs Considering Temporally and Spatially Variant Thermal Power** ..... 156  
H. Yu, Y. Shi, L. He (*University of California at Los Angeles*), T. Karnik (*Intel Labs.*)
- **Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers** ..... 162  
A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram (*Politecnico di Torino*),  
L. Benini (*Università di Bologna*), A. Macii, E. Macii, M. Poncino (*Politecnico di Torino*)
- **An Efficient Chip-level Time Slack Allocation Algorithm for Dual-Vdd FPGA Power Reduction** ..... 168  
Y. Lin, Y. Hu, L. He (*University of California at Los Angeles*), V. Raghunathan (*Purdue University*)
- **A Novel Approach for Variation Aware Power Minimization during Gate Sizing** ..... 174  
V. Mahalingam, N. Ranganathan, J. E. Harlow III (*University of South Florida*)

### Session 6: Energy Management for Sensor and Memory Systems

Session Chair: Hiroshi Nakamura (*University of Tokyo*), Co-chair: Vijay Raghunathan (*NEC Labs America*)

- **Adaptive Duty Cycling for Energy Harvesting Systems** ..... 180  
J. Hsu, S. Zahedi, A. Kansal, M. Srivastava (*University of California at Los Angeles*),  
V. Raghunathan (*NEC Labs America*)
- **Power Reduction of Multiple Disks Using Dynamic Cache Resizing and Speed Control** ..... 186  
L. Cai (*Purdue University*), Y.-H. Lu (*Purdue University*)
- **Lifetime Aware Resource Management for Sensor Network Using Distributed Genetic Algorithm** ..... 191  
Q. Qiu, Q. Wu (*Binghamton University*), D. Burns, D. Holzhauer (*Air Force Research Laboratory*)
- **Everlast: Long-life, Supercapacitor-operated Wireless Sensor Node** ..... 197  
F. Simjee, P. H. Chou (*University of California at Irvine*)

### Embedded Tutorial 1

Session Chair: Vivek De (*Intel Corporation*)

- **Model to Hardware Matching: For nano-meter Scale Technologies** ..... 203  
S. R. Nassif (*IBM Research*)

### Embedded Tutorial 2

Session Chair: Pai Chou (*University of California at Irvine*)

- **Low Power Light-weight Embedded Systems** ..... 207  
M. Sarrafzadeh, F. Dabiri (*University of California at Los Angeles*), R. Jafari (*University of Texas at Dallas*),  
T. Massey, A. Nahapetan (*University of California at Los Angeles*)

### Keynote

Session Chair: Mircea Stan (*University of Virginia*)

- **Low Power Design from Technology Challenge to Great Products** ..... 213  
B. Dennington (*NXP Semiconductors/CTO/SoC Design Technology*)

### Session 7: Leakage Control and Dynamic Power Optimization

Session Chair: Alberto Macii (*Politecnico di Torino*), Co-chair: Massimo Poncino (*Politecnico di Torino*)

- **A Novel Dynamic Power Cutoff Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits** ..... 214  
B. Yu, M. L. Bushnell (*Rutgers University*)

- **Analysis and Modeling of Subthreshold Leakage of RT-Components under PTV and State Variation** .....220  
D. Helms, G. Ehmen (*OFFIS Research Institute*), W. Nebel (*University of Oldenburg*)
- **Power Optimization in a Repeater-Inserted Interconnect Via Geometric Programming** .....226  
W. T. Cheung, N. Wong (*The University of Hong Kong*)
- **Input-specific Dynamic Power Optimization for VLSI Circuits** .....232  
F. Hu (*Intel Corporation*), V. D. Agrawal (*Auburn University*)
- **Two-phase Fine-grain Sleep Transistor Insertion Technique in Leakage Critical Circuits** .....238  
Y. Wang, Y. Liu, R. Luo, H. Yang, H. Wang (*Tsinghua University*)

## Session 8: Memory Hierarchy and Caches

Session Chair: Bruce Jacob (*University of Maryland*), Co-chair: Trevor Mudge (*University of Michigan*)

- **Register File Caching for Energy Efficiency** .....244  
H. Zeng, K. Ghose (*State University of New York at Binghamton*)
- **L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture** .....250  
E. Safi, A. Moshovos, A. Veneris (*University of Toronto*)
- **A Low Power SRAM Architecture Based on Segmented Virtual Grounding** .....256  
M. Sharifkhani, M. Sachdev (*University of Waterloo*)
- **Process Variation Aware Cache Leakage Management** .....262  
K. Meng, R. Joseph (*Northwestern University*)
- **Substituting Associative Load Queue with Simple Hash Tables in Out-of-Order Microprocessors** .....268  
A. Garg (*University of Rochester*), F. Castro (*Universidad Complutense Madrid*),  
M. Huang (*University of Rochester*), D. Chaver, L. Piñuel, M. Prieto (*Universidad Complutense Madrid*)

## Session 9: RF CMOS Building Blocks

Session Chair: David Binkley (*University of North Carolina at Charlotte*),

Co-chair: Domine Leenaerts (*Philips Semiconductors*)

- **A Novel Power Optimization Technique for Ultra-Low Power RFICs** .....274  
A. Shameli, P. Heydari (*University of California at Irvine*)
- **A CMOS Analog Frontend for a Passive UHF RFID Tag** .....280  
A. Facen, A. Boni (*University of Parma*)
- **High-Speed Low-Power Frequency Divider with Intrinsic Phase Rotator** .....286  
S. Henzler, S. Koeppel (*Infineon Technologies AG*)

## Session 10: Temperature-Aware Design and Microarchitectures

Session Chair: Peter Feldmann (*IBM*), Co-chair: Kanishka Lahiri (*NEC*)

- **An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints** .....292  
R. Rao, S. Vrudhula, C. Chakrabarti (*Arizona State University*), N. Chang (*Seoul National University*)
- **Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis** .....298  
V. Nookala, D. J. Lilja, S. S. Sapatnekar (*University of Minnesota*)
- **Power Efficiency for Variation-Tolerant Multicore Processors** .....304  
J. Donald, M. Martonosi (*Princeton University*)

- **Power-Conscious Configuration Cache Structure and Code Mapping for Coarse-Grained Reconfigurable Architecture**.....310  
Y. Kim, I. Park, K. Choi, Y. Paek (*Seoul National University*)
- **Dynamic Thermal Management for MPEG-2 Decoding**.....316  
W. Lee, K. Patel, M. Pedram (*University of Southern California*)

## Poster Session 2: Low Power Mixed-Signal and Digital Systems

Session Chair: Qinru Qiu (*State University of New York Binghamton*)

- **A Low-Power Active Substrate-Noise Decoupling Circuit with Feedforward Compensation for Mixed-Signal SoCs**.....322  
S. Guo, H. Lee (*The University of Texas at Dallas*)
- **Power-Efficient Pulse Width Modulation DC/DC Converters with Zero Voltage Switching Control**.....326  
C. Long, S. Reddy, S. Pamarti, L. He (*University of California at Los Angeles*), T. Karnik (*Intel*)
- **Behavioral Modeling of Opamp Gain and Dynamic Effects for Power Optimization of Delta-Sigma Modulators and Pipelined ADCs**.....330  
A. A. Hamoui, T. Alhaji, M. Taherzadeh-Sani (*McGill University*)
- **Low-power Fanout Optimization Using MTCMOS and Multi-Vt Techniques**.....334  
B. Amelifard (*University of Southern California*), F. Fallah (*Fujitsu Laboratories of America*), M. Pedarm (*University of Southern California*)
- **A New Technique for Jointly Optimizing Gate Sizing and Supply Voltage in Ultra-Low Energy Circuits**.....338  
S. Hanson, D. Sylvester D. Blaauw (*University of Michigan*)
- **Considering Process Variations During System-Level Power Analysis**.....342  
S. Chandra (*University of California at San Diego & NEC Laboratories America*), K. Lahiri, A. Raghunathan (*NEC Laboratories America*), S. Dey (*University of California at San Diego*)
- **Synchronization-Driven Dynamic Speed Scaling for MPSoCs**.....346  
M. Loghi, M. Poncino (*Politecnico di Torino*), L. Benini (*Università di Bologna*)
- **Power Phase Variation in a Commercial Server Workload**.....350  
W. L. Bircher, L. K. John (*The University of Texas at Austin*)
- **Reducing Power through Compiler-Directed Barrier Synchronization Elimination**.....354  
M. Kandemir, S. W. Son (*The Pennsylvania State University*)
- **Minimizing Energy Consumption of Banked Memories Using Data Recomputation**.....358  
H. Koc (*Syracuse University*), O. Ozturk, M. Kandemir, S. H. K. Narayanan (*The Pennsylvania State University*), E. Ercanli (*Syracuse University*)

## Design Contest Presentations

Session Chair: Barry Pangrle (*ArchPro Design Automation*)

### Embedded Tutorial 3

Session Chair: Sachin Sapatnekar (*University of Minnesota*)

- **Energy Optimality and Variability in Subthreshold Design**.....363  
S. Hanson, B. Zhai, D. Blaauw, D. Sylvester (*University of Michigan*), A. Bryant, X. Wang (*IBM T.J. Watson Research Center*)
- **Sub-Threshold Design: The Challenges of Minimizing Circuit Energy**.....366  
B. H. Calhoun (*University of Virginia*), A. Wang (*Texas Instruments*), N. Verma, A. Chandrakasan (*Massachusetts Institute of Technology*)

### Embedded Tutorial 4

Session Chair: Philippe Royannez (*Texas Instruments*)

- **Design and Power Management of Energy Harvesting Embedded Systems**.....369  
V. Raghunathan (*NEC Labs America*), P. H. Chou (*University of California at Irvine*)

## Panel

- **Flexibility and Low Power; A Contradiction in Terms?  
Can Configurable or Re-Configurable Computing Offer Solutions?** .....375  
Moderator: P. Wintermayr (*Markt und Technik*), R. Hartenstein (*University of Kaiserslautern*),  
H. Meyr (*RWTH Aachen University & CoWare*), S. Leibson (*Tensilica*)

## Session 11: Low Power, Low Voltage Circuits and DC/DC Converters

Session Chair: Ben Calhoun (*University of Virginia*), Co-chair: Seonghwan Cho (*KAIST*)

- **Efficient Scan-Based BIST Scheme for Low Power Testing of VLSI Chips**.....376  
M. Shah (*Dhirubhai Ambani Institute of Information and Communication Technology*)
- **Modeling and Analysis of Leakage Induced Damping Effect in Low Voltage LSIs**.....382  
J. Gu, J. Keane, C. Kim (*University of Minnesota*)
- **Dithering Skip Modulator with a Novel Load Sensor  
for Ultra-wide-load High-Efficiency DC-DC Converters** .....388  
H.-W. Huang (*National Taiwan University*), H.-H. Ho, K.-H. Chen (*National Chiao Tung University*),  
S.-Y. Kuo (*National Taiwan University*)
- **Adaptive On-Chip Power Supply with Robust One-Cycle Control Technique** .....394  
D. Ma, J. Wang, P. Vozqua (*The University of Arizona*)
- **Robust Multiple-Phase Switched-Capacitor DC-DC Converter  
with Digital Interleaving Regulation Scheme** .....400  
D. Ma (*The University of Arizona*)

## Session 12: Low Power Architectures and Systems

Session Chair: Yung-Hsiang Lu (*Purdue University*),

Co-chair: Radu Marculescu (*Carnegie Mellon University*)

- **A Low Power Viterbi Decoder Implementation Using Scarce State Transition  
and Path Pruning Scheme for High Throughput Wireless Applications** .....406  
J. Jin, C.-Y. Tsui (*The Hong Kong University of Science and Technology*)
- **SmartSaver: Turning Flash Drive into a Disk Energy Saver for Mobile Computers** .....412  
F. Chen, S. Jiang, X. Zhang (*The Ohio State University*)
- **An Energy-Efficient Virtual Memory System with Flash Memory  
as the Secondary Storage** .....418  
H.-W. Tseng, H.-L. Li, C.-L. Yang (*National Taiwan University*)
- **Maximizing the Lifetime of Embedded Systems Powered  
by Fuel Cell-Battery Hybrids** .....424  
J. Zhuo, C. Chakrabarti (*Arizona State University*), N. Chang (*Seoul National University*),  
S. Vrudhula (*Arizona State University*)

**Author Index**.....430