International Engineering Consortium

DesignCon 2007

January 29 – February 1, 2007
Santa Clara, California, USA

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60423-790-0

Some format issues inherent in the e-media version may also appear in this print version.

Copyright (2007) by the International Engineering Consortium.
All rights reserved.

For Permission requests, please contact the International Engineering Consortium at the address below.

International Engineering Consortium
300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114

International Engineering Consortium

DesignCon
2007

TABLE OF CONTENTS

Volume 1

TecForums

ESL-A Methodology for Handling Complexity 1
Brian Bailey, Grant Martin, Andrew Piziali

Advances in Gigabit Channel Measurement-Based Characterization and Simulation 28
Dima Smolyansky

Serial Data Equalization 105
Peter Pupalaikis, Jared Zerbe, Bryan Casper

Debugging Live FPGAs Using Synthesizable System Verilog Assertions 246
Ashok Kulkarni, Ken McElvain, Mario Larouche

Recent Developments in Jitter and Signal Integrity Measurement and Analysis 261
Mike Li

Controlled-ESR Bypass Capacitors Have Arrived 374
Istvan Novak, Chris Burket, Hideki Ishida, John Prymak

Reconfigurable Computing for High-Performance Systems 411
Nachiket Urdhwareshe, Ashish Sirasao

Track 1 | Application-Specific Design

Selection Criteria for Using DDR, GDDR, or MobileDDR Memories in System Designs 415
Raj Mahajan

Low-Latency PCI-Express Impacts System Architecture Tradeoffs 426
Pushkar Upadhye, Hemant Gavali

High-Performance Image Interfaces in Low-Cost Programmable Logic 435
Gordon Hands

Optimizing Memory Interfaces for Specific Applications 449
Oliver Despaux

Unifying Residential Systems -- Wired versus Wireless Infrastructures 469
Richard Zarr

Comparison of a 1x Clock DDR Design versus a 2x Clock DDR Design 479
Ken Umino, Pete Thoeming

Acceptance Criteria for a High-Definition Video Encoder 499
M.L. Bhatnagar, Krishna Ramaswamy

Memory Design Consideration When Migrating to DDR3 Interfaces from DDR2 511
Raj Mahajan

Track 2 | Chip-Level Functional Design

Architectural Requirements of an Oversubscribed Ethernet MAC 520
Uday Mudoi, Brian Branscomb

Request-Response Trace for Bus Performance Analysis 536
Neal Stollen, Bruce Ableidinger

Creating a Generic Behavioral Model: DDR-Based Memory System Using System C/TLM 557
Praveen Prakash, Leena Singh

IP Solves the Increasing Challenge of Implementing an Interface to Off-Chip DDR SDRAM 578
Graham Allen, Jody Defazio

FPGA Design for Signal and Power Integrity 602
Larry Smith, Hong Shi

Track 3 | Functional Verification

ASIC Fuctional Signoff in Equivalence Checker 626
Ravi Surepeddi

Building Berification IP for Reusability -- Based on System Verilog and TLM Standards 650
Leena Singh

Guidelines for System Verilog Assertions and Functional Coverage 672
Thomas Anderson

UltraSPARC Processor Emulation Verification: Getting SW/HW Right the First Time! ..... N/A
Jai Kumar

Serial Protocol Compliance of a FPGA-Integrated Mixed-Signal Transceiver 683
Divya Vijayaraghavan, Lana Chan, Richard Cliff, Chong Lee, Steve Park, Rakesh Patel, Steve Shen, Binh Ton, Ramanand Venkata, Arch Zaliznyak, Michael Zheng

Volume 2

Dissecting Multimillion Gate Design Bugs 694
Alfonso Iniguez

PHY Verification - Still an Open Problem 714
Thomas Sheffler, Kevin Jones, Kathryn Mossawir

Planning Formal Verification Closure 732
Harry Foster, Ping Yeung

Using System Verilog to Ensure a Quality Transition to Randomized Tests 749
John Stubban

Managing Functional Coverage 761
Stephen D'Onofrio, Ambar Sarkar

The Road to Verification Closure Is Paved with Good Intentions 775
Sanjay Gupta

Track 4 | Chip-Level Physical Design and Verification

Methodology to Analyze and Insert a Power Mesh Early in the Design Cycle 805
Ken Umino, Joseph Schrand, Evan Chen

Calibration Techniques for High-Bandwidth Source Synchronous Interfaces 830
Manoj Roge, Andy Bellis, Joseph Huang, Yan Chong, Phil Clarke

RFID Radio Circuit Design in CMOS 845
Daniel Wu, Minhong Mi, Lawrence Williams

Practical Clock Skew Scheduling on a High-Performance Processor 865
Frank Borkam, Paul Campbell, Uwe Fassnacht, Alex Rubin

Moving Manufacturing More Efficiently into Design 882
Marc Levitt

Track 5 | Chip and Package Co-Design

Selecting the Best Package Type for Your Design -- Today and Tomorrow 890
Gregory Phipps

Packaging a Supercomputer in the PCI Express Form Factor 907
Greg Edlund

Track 6 | PCB and Package Technologies

The Role of Dielectric Constant and Dissipation Factor Measurements in Multi-Gigabit Systems 926
Eric Bogatin, Shelley Begley, Mike Resso

Fiberweave Effect: Practical Impact Analysis and Mititgation Strategies 944
Jeff Loyer, Richard Kunze, Xiaoning Ye

Developing a "Physical" Model for Vias - Part II: Coupled and Ground Return Vias 972
Giuseppe Selli, Christian Schuster, Young Kwark, Mark Ritter, James Drewniak

Compact Electromagnetic Bandgap Structures for Power-Plane Isolation Using High-K Dielectrics 994
Abdemanaf Tambawala, A. Ege Engin, Madhavan Swaminathan, Swapan Bhattacharya, Pranabes Pramanik, Kazuhiro Yamazaki, John Andresakis

Track 7 | Multi-Gigabit Interconnects

Class FA High-Speed Interconnects 1013
Olindo Savi, Lee Harrison, Yue Xu

Crosstalk Due to Periodic Plane Cutouts 1051
Jason Miller, Gustavo Blando, Istvan Novak

SPICE Modeling of a Backplane to Daughtercard Link from an EM Simulation Environment 1069
Eugene Mayevskiy, Fabrizio Zanella

Advanced Design Techniques to Support Next-Generation Backplane Links beyond 10Gbps 1083
Brian Kirk, Marc Cartier, Tom Cohen, Jason Chan

Improving the Reach-Gauge Tradeoff in Copper Cable Interconnects 1106
Andrew Kim, Michael Vrazel

Improving System Performance by Reducing System Impedance to 85 Ohms 1127
Jan De Geest, Dana Bergey, John Lynch, Dennis Miller, Stefaan Sercu

Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk 1146
Ravi Kollipara, Ben Chia, Dan Oh, Chuck Yuan, Luis Boluna

Losses Induced by Asymmetry in Differential Transmission Lines 1160
Gustavo Blando, Jason Miller, Istvan Novak

TDR and S-Parameter Measurements for Serial Data Applications: How Much Rise Time, Bandwidth, and Dyanmic Range Do You Need? 1183
Dima Smolyansky

Artificial Card-Edge Interfaces for 10 Gbps Module Cards: How the High-Speed Propagation Characteristics Are Affected by Exchanging the PCB-Edge with a Connector 1202
Gert Havermann, Markus Witte

10 G High-Speed Serial Ethernet 1221
Richard Mellitz, Luke Chang, Ilango Ganga

Track 8 | High-Speed Timing, Jitter, and Noise

Precision Digial Noise Source 1238
Marcus Muller, Martin Mucke, Joachim Moil

Simultaneous Jitter Analysis in Time, Frequency, and Statistical Domains and Their Interrelationships 1257
Mike Li

Real-Time Sampling Technique Affects Accuracy of High-Speed Digital Measurements 1271
Johnnie Hancock

Transport Delay and Jitter Measurements Based on Cross-Correlation on Real-Time 1287
Kan Tan, Kalev Sepp, John Calvin

Accurate Method for Analyzing High-Speed I/O System Performance 1300
Dan Oh, Frank Lambrecht, Sam Chang, Qi Lin, Jihong Ren, Jared Zerbe, Chuck Yuan, Vladmir M. Stojanovic, Chriss Madden

Single-Simulation Analysis of a DDR2 Interface in IBIS 4.1 1323
Randy Wolff, Gary L. Pratt, Pavani Jella, Mark Kniep

Method of BER Analysis of High-Speed Serial Data Transmission in Presence of Jitter and Noise 1342
Pavel Zivny, Maria Agoston, Klaus Engenhardt, John Carlson

A Comparison of Methods for Estimating Total Jitter Concerning Precision, Accuracy, and Robustness 1360
Martin Miller, Michael Schnecker

Volume 3

Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification 1384
Andy Turudic, Steven McKinney, Vladimir Dmitriev-Zdorov, Vince Duperron, Karen Stoke

Track 9 | High-Speed Signal Processing, Equalization and Coding

Analog CMOS Equalizer Circuits for 10 Gbps Serial Data Transmission 1422
Soumya Chandramouli, Franklin Bien, Hyoungsoo Kim, Dr. Edward Gebara. Dr. Joy Laskar

Equalization Challenges for 6 Gbps Transceivers Addressed by PELE -- A Software -- Focused Solution 1447
Tina Tran, Gary L. Pratt, Kwong-Wen Wei, Mei Luo, Kazi Asaduzzaman, Simardeep Maangat, Toan Nguyen, Sergey Shumarayev

Performance Comparison of Edge-Based Equalization and Data-Based Equalization for Transmitter and Receiver 1463
Jihong Ren, Haechang Lee, Ruwan Ratnayake, Brian Leibowitz, Qi Lin, Kyle Kelley, Dan Oh, Vladimir Stojanovic, Jared Zerbe, Nhat M. Nguyen

Comparison of Signaling and Equalization Schemes in High-Speed SerDes over 6 Gbps 1483
Cathy Ye Liu, Joe Caroselli

Digitally Assisted Adaptive Equalizers in 90 nm with Wide-Range Support from 2.5 Gbps to 6.5 Gbps 1506
Wilson Wong, Simardeep Maangat, Tin Lai, Tina Tran, Tim Hoang, Sergey Shumarayev

Track 10 | Passive Component Characterization and Modeling

Signal Integrity Analysis for Inductively Coupled Connectors and Sockets 1519
Karthik Chandrasekar, Evan Erickson, Zhiping Feng, Paul Franzon, Stephen Mick, Jian Xu, John Wilson

Applications of Optimization Routines in Signal Integrity Analysis 1541
Pat Zabinski, Ben Buhrow, Barry Gilbert, Erik Daniel

Methodology to Generate Frequency Domain Specifications from Eye Masks Using Statistical Analysis 1565
Seungyong Baek, Namhoon Kim, Ju Hwan Yi, Eric Lee, Baegin Sung, Seung Ho Hwang, Joungho Kim

Impulse Response Characterization of Operating Margin in High-Speed Communication Channels 1581
David Brunker, Gourgen Oganessyan, Pravin Patel

Differential PCB Structures Using Measured TRL Calibration and Simulated Structure De-Embedding 1610
Heidi Barnes, Mike Resso, Dr. Antonio Ciccomancini, Dr. Ming Tsai

Comparison of S-Parameter Concatenation to Full-Wave Simulation for High-Speed Interconnect Analysis 1629
Stephen Smith, Vittal Balasubramanian, Sedig S. Agili

Application of Embedded Capacitor Technology for High-Performance Semiconductor Packaging 1644
Karl Dietz, Daniel Amey

Track 11 | Power Integrity and Power-Aware Design

Power Supply Compensation for Capacitive Loads 1665
Jonathan Fasig, Barry Gilbert, Erik Daniel

Electromagnetic Bandgap Structures for Parallel Plate Waveguide Noise Suppression in PWR/GND Plane Pairs 1679
Antonio Ciccomancini Scogna, Fabrizio Zanella

Common Mode Radiation of a Printed Circuit Board with Embedded Decoupling Capacitor Excited by IC's Shoot-Through Current 1704
John Andresakis, Toshio Sudo, Seiju Ichijo, Kazuhiro Yamazaki

Analysis of Supply Noise-Induced Jitter in Gigabit I/O Interfaces 1716
Ralf Schmitt, Hai Lan, Chris Madden, Chuck Yuan

Study of Simultaneous Switching Noise Reduction for Microprocessor Packages by Application of High-K MIM Decoupling Capacitors 1739
Om P. Mandhana, Hector Sanchez, Joshua Siegel, Jonathan Burnett

Power Network Synthesis of Power-Gating Designs 1761
Kaijian Shi, Zhian Lin, Yi-Min Jiang

Track 12 | Electromagnetic Compatibility and Interference

A Study on Radiation from Pentium Clock Generator ICs 1782
Xiaopeng Dong, Kevin Daniel, Kevin Slattery, Harry Skinner

Novel Band-Stop Common Mode Filter for High-Speed Digital Data Transmission 1796
Predrag Acimovic

EMI Emissions from Mismatches in High-Speed Differential Signal Traces and Cables 1820
Bruce Archambeault, Samuel Connor, Joseph C. Diepenbrock

Comparing Time-Domain and Frequency-Domain Techniques for Investigation on Charge Delivery and Power-Bus Noise for High-Speed Printed Circuit Boards 1838
James Drewniak, Giuseppe Selli, Jun Fan, James L. Knighten, Bruce Archambeault, Malteo Cocchini, Samuel Connor, Liang Xue

Track 13 | Test Fixturing and Measurement Methodology

Meaningful Measurement of Differential Transmission Line Skew at 10 Gbps and Above 1867
James Broomall, Christopher Ericksen

A Generic and Higher Order Model for High-Speed Test Interface Analysis and De-embedding 1883
Mike Li

A Method for Testing Jitter Tolerance of SerDes Receivers Using Random Jitter 1903
Masahiro Ishida, Takahiro J. Yamaguchi, Mani Soma

Architectural Considerations for Multiport Vector Network Analyzers 1925
Brett Grossman, Thomas Ruttan, Evan Fledell

Design and Test Challenges Facing Next-Generation 20 Gbps Interconnects 1949
Will Miller, Jay Diepenbrock, Mike Resso

A Novel Procedure for Characterization of Multiport High-Speed Balanced Devices 1987
Jim Nadolny, Brad Cole, Vahe Adamian

Business Forum Papers

Product Stewardship Model 1998
Jeffrey Zhou

Controlling Cost in the Design Process of Complex Systems 2010
Michael Wahl, Rainer Bruck

TecPreviews

Infusing Speed and Visibility into ASIC Verification 2023
Mario Larouche

Advanced Tools for High Speed Serial Data Measurements: Equalizer Emulation and Virtual Probing 2034
Peter Pupalaikis

Design and Application of an Optical Backplane Connection System 2061
Brian Vicich, Ken Hopkins, Richard Pitwon

Serial Data Network Analysis by Tektronix: How to more accurately characterized high-speed serial channel performance 2077
Eugene Mayevskiy

Jitter Measurements: A Revolutionary New Tool for the Masses 2089
Barbara P. Aichinger

Author Index