

International Engineering Consortium

DesignCon 2007

January 29 – February 1, 2007
Santa Clara, California, USA

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60423-790-0

Some format issues inherent in the e-media version may also appear in this print version.

Copyright (2007) by the International Engineering Consortium.
All rights reserved.

For Permission requests, please contact the International Engineering Consortium at the address below.

International Engineering Consortium
300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114

International Engineering Consortium

DesignCon

2007

TABLE OF CONTENTS

Volume 1

TecForums

ESL-A Methodology for Handling Complexity	1
<i>Brian Bailey, Grant Martin, Andrew Piziali</i>	
Advances in Gigabit Channel Measurement-Based Characterization and Simulation	28
<i>Dima Smolyansky</i>	
Serial Data Equalization.....	105
<i>Peter Pupalaikis, Jared Zerbe, Bryan Casper</i>	
Debugging Live FPGAs Using Synthesizable System Verilog Assertions	246
<i>Ashok Kulkarni, Ken McElvain, Mario Larouche</i>	
Recent Developments in Jitter and Signal Integrity Measurement and Analysis	261
<i>Mike Li</i>	
Controlled-ESR Bypass Capacitors Have Arrived	374
<i>Istvan Novak, Chris Burket, Hideki Ishida, John Prymak</i>	
Reconfigurable Computing for High-Performance Systems	411
<i>Nachiket Urdhwareshe, Ashish Sirasao</i>	
Track 1 Application-Specific Design	
Selection Criteria for Using DDR, GDDR, or MobileDDR Memories in System Designs.....	415
<i>Raj Mahajan</i>	
Low-Latency PCI-Express Impacts System Architecture Tradeoffs.....	426
<i>Pushkar Upadhye, Hemant Gavali</i>	
High-Performance Image Interfaces in Low-Cost Programmable Logic	435
<i>Gordon Hands</i>	
Optimizing Memory Interfaces for Specific Applications	449
<i>Oliver Despoux</i>	
Unifying Residential Systems -- Wired versus Wireless Infrastructures	469
<i>Richard Zarr</i>	
Comparison of a 1x Clock DDR Design versus a 2x Clock DDR Design.....	479
<i>Ken Umino, Pete Thoeming</i>	
Acceptance Criteria for a High-Definition Video Encoder	499
<i>M.L. Bhatnagar, Krishna Ramaswamy</i>	
Memory Design Consideration When Migrating to DDR3 Interfaces from DDR2.....	511
<i>Raj Mahajan</i>	

Track 2 | Chip-Level Functional Design

Architectural Requirements of an Oversubscribed Ethernet MAC	520
<i>Uday Mudoj, Brian Branscomb</i>	
Request-Response Trace for Bus Performance Analysis	536
<i>Neal Stollen, Bruce Ableidinger</i>	
Creating a Generic Behavioral Model: DDR-Based Memory System Using System C/TLM	557
<i>Praveen Prakash, Leena Singh</i>	
IP Solves the Increasing Challenge of Implementing an Interface to Off-Chip DDR SDRAM	578
<i>Graham Allen, Jody Defazio</i>	
FPGA Design for Signal and Power Integrity	602
<i>Larry Smith, Hong Shi</i>	

Track 3 | Functional Verification

ASIC Functional Signoff in Equivalence Checker	626
<i>Ravi Surepeddi</i>	
Building Verification IP for Reusability -- Based on System Verilog and TLM Standards	650
<i>Leena Singh</i>	
Guidelines for System Verilog Assertions and Functional Coverage	672
<i>Thomas Anderson</i>	
UltraSPARC Processor Emulation Verification: Getting SW/HW Right the First Time!	N/A
<i>Jai Kumar</i>	
Serial Protocol Compliance of a FPGA-Integrated Mixed-Signal Transceiver	683
<i>Divya Vijayaraghavan, Lana Chan, Richard Cliff, Chong Lee, Steve Park, Rakesh Patel, Steve Shen, Binh Ton, Ramanand Venkata, Arch Zaliznyak, Michael Zheng</i>	

Volume 2

Dissecting Multimillion Gate Design Bugs	694
<i>Alfonso Iniguez</i>	
PHY Verification - Still an Open Problem	714
<i>Thomas Sheffler, Kevin Jones, Kathryn Mossawir</i>	
Planning Formal Verification Closure	732
<i>Harry Foster, Ping Yeung</i>	
Using System Verilog to Ensure a Quality Transition to Randomized Tests	749
<i>John Stubban</i>	
Managing Functional Coverage	761
<i>Stephen D'Onofrio, Ambar Sarkar</i>	
The Road to Verification Closure Is Paved with Good Intentions	775
<i>Sanjay Gupta</i>	

Track 4 | Chip-Level Physical Design and Verification

Methodology to Analyze and Insert a Power Mesh Early in the Design Cycle	805
<i>Ken Umino, Joseph Schrand, Evan Chen</i>	

Calibration Techniques for High-Bandwidth Source Synchronous Interfaces	830
<i>Manoj Roge, Andy Bellis, Joseph Huang, Yan Chong, Phil Clarke</i>	
RFID Radio Circuit Design in CMOS	845
<i>Daniel Wu, Minhong Mi, Lawrence Williams</i>	
Practical Clock Skew Scheduling on a High-Performance Processor	865
<i>Frank Borkam, Paul Campbell, Uwe Fassnacht, Alex Rubin</i>	
Moving Manufacturing More Efficiently into Design	882
<i>Marc Levitt</i>	
Track 5 Chip and Package Co-Design	
Selecting the Best Package Type for Your Design -- Today and Tomorrow.....	890
<i>Gregory Phipps</i>	
Packaging a Supercomputer in the PCI Express Form Factor.....	907
<i>Greg Edlund</i>	
Track 6 PCB and Package Technologies	
The Role of Dielectric Constant and Dissipation Factor Measurements in Multi-Gigabit Systems	926
<i>Eric Bogatin, Shelley Begley, Mike Resso</i>	
Fiberweave Effect: Practical Impact Analysis and Mitigation Strategies.....	944
<i>Jeff Loyer, Richard Kunze, Xiaoning Ye</i>	
Developing a "Physical" Model for Vias - Part II: Coupled and Ground Return Vias	972
<i>Giuseppe Selli, Christian Schuster, Young Kwark, Mark Ritter, James Drewniak</i>	
Compact Electromagnetic Bandgap Structures for Power-Plane Isolation Using High-K Dielectrics	994
<i>Abdemanaf Tambawala, A. Ege Engin, Madhavan Swaminathan, Swapan Bhattacharya, Pranabes Pramanik, Kazuhiro Yamazaki, John Andresakis</i>	
Track 7 Multi-Gigabit Interconnects	
Class FA High-Speed Interconnects	1013
<i>Olindo Savi, Lee Harrison, Yue Xu</i>	
Crosstalk Due to Periodic Plane Cutouts	1051
<i>Jason Miller, Gustavo Blando, Istvan Novak</i>	
SPICE Modeling of a Backplane to Daughtercard Link from an EM Simulation Environment	1069
<i>Eugene Mayevskiy, Fabrizio Zanella</i>	
Advanced Design Techniques to Support Next-Generation Backplane Links beyond 10Gbps	1083
<i>Brian Kirk, Marc Cartier, Tom Cohen, Jason Chan</i>	
Improving the Reach-Gauge Tradeoff in Copper Cable Interconnects	1106
<i>Andrew Kim, Michael Vrazel</i>	
Improving System Performance by Reducing System Impedance to 85 Ohms.....	1127
<i>Jan De Geest, Dana Bergey, John Lynch, Dennis Miller, Stefaan Sercu</i>	
Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk.....	1146
<i>Ravi Kollipara, Ben Chia, Dan Oh, Chuck Yuan, Luis Boluna</i>	
Losses Induced by Asymmetry in Differential Transmission Lines	1160
<i>Gustavo Blando, Jason Miller, Istvan Novak</i>	

TDR and S-Parameter Measurements for Serial Data Applications: How Much Rise Time, Bandwidth, and Dyanmic Range Do You Need?	1183
<i>Dima Smolyansky</i>	
Artificial Card-Edge Interfaces for 10 Gbps Module Cards: How the High-Speed Propagation Characteristics Are Affected by Exchanging the PCB-Edge with a Connector	1202
<i>Gert Havermann, Markus Witte</i>	
10 G High-Speed Serial Ethernet	1221
<i>Richard Mellitz, Luke Chang, Ilango Ganga</i>	
Track 8 High-Speed Timing, Jitter, and Noise	
Precision Digial Noise Source	1238
<i>Marcus Muller, Martin Mucke, Joachim Moil</i>	
Simultaneous Jitter Analysis in Time, Frequency, and Statistical Domains and Their Interrelationships	1257
<i>Mike Li</i>	
Real-Time Sampling Technique Affects Accuracy of High-Speed Digital Measurements	1271
<i>Johnnie Hancock</i>	
Transport Delay and Jitter Measurements Based on Cross-Correlation on Real-Time	1287
<i>Kan Tan, Kalev Sepp, John Calvin</i>	
Accurate Method for Analyzing High-Speed I/O System Performance	1300
<i>Dan Oh, Frank Lambrecht, Sam Chang, Qi Lin, Jihong Ren, Jared Zerbe, Chuck Yuan, Vladimir M. Stojanovic, Chriss Madden</i>	
Single-Simulation Analysis of a DDR2 Interface in IBIS 4.1	1323
<i>Randy Wolff, Gary L. Pratt, Pavani Jella, Mark Kniep</i>	
Method of BER Analysis of High-Speed Serial Data Transmission in Presence of Jitter and Noise	1342
<i>Pavel Zivny, Maria Agoston, Klaus Engenhardt, John Carlson</i>	
A Comparison of Methods for Estimating Total Jitter Concerning Precision, Accuracy, and Robustness	1360
<i>Martin Miller, Michael Schneckner</i>	

Volume 3

Pre-Emphasis and Equalization Parameter Optimization with Fast, Worst-Case/Multibillion-Bit Verification	1384
<i>Andy Turudic, Steven McKinney, Vladimir Dmitriev-Zdorov, Vince Duperron, Karen Stoke</i>	
Track 9 High-Speed Signal Processing, Equalization and Coding	
Analog CMOS Equalizer Circuits for 10 Gbps Serial Data Transmission	1422
<i>Soumya Chandramouli, Franklin Bien, Hyoungsoo Kim, Dr. Edward Gebara, Dr. Joy Laskar</i>	
Equalization Challenges for 6 Gbps Transceivers Addressed by PELE -- A Software -- Focused Solution	1447
<i>Tina Tran, Gary L. Pratt, Kwong-Wen Wei, Mei Luo, Kazi Asaduzzaman, Simardeep Maangat, Toan Nguyen, Sergey Shumarayev</i>	

Performance Comparison of Edge-Based Equalization and Data-Based Equalization for Transmitter and Receiver	1463
<i>Jihong Ren, Haechang Lee, Ruwan Ratnayake, Brian Leibowitz, Qi Lin, Kyle Kelley, Dan Oh, Vladimir Stojanovic, Jared Zerbe, Nhat M. Nguyen</i>	
Comparison of Signaling and Equalization Schemes in High-Speed SerDes over 6 Gbps	1483
<i>Cathy Ye Liu, Joe Caroselli</i>	
Digitally Assisted Adaptive Equalizers in 90 nm with Wide-Range Support from 2.5 Gbps to 6.5 Gbps	1506
<i>Wilson Wong, Simardeep Maangat, Tin Lai, Tina Tran, Tim Hoang, Sergey Shumarayev</i>	
Track 10 Passive Component Characterization and Modeling	
Signal Integrity Analysis for Inductively Coupled Connectors and Sockets	1519
<i>Karthik Chandrasekar, Evan Erickson, Zhiping Feng, Paul Franzon, Stephen Mick, Jian Xu, John Wilson</i>	
Applications of Optimization Routines in Signal Integrity Analysis	1541
<i>Pat Zabinski, Ben Buhrow, Barry Gilbert, Erik Daniel</i>	
Methodology to Generate Frequency Domain Specifications from Eye Masks Using Statistical Analysis	1565
<i>Seungyong Baek, Namhoon Kim, Ju Hwan Yi, Eric Lee, Baegin Sung, Seung Ho Hwang, Joungho Kim</i>	
Impulse Response Characterization of Operating Margin in High-Speed Communication Channels	1581
<i>David Bruner, Gourgen Oganessyan, Pravin Patel</i>	
Differential PCB Structures Using Measured TRL Calibration and Simulated Structure De-Embedding	1610
<i>Heidi Barnes, Mike Resso, Dr. Antonio Ciccomancini, Dr. Ming Tsai</i>	
Comparison of S-Parameter Concatenation to Full-Wave Simulation for High-Speed Interconnect Analysis	1629
<i>Stephen Smith, Vittal Balasubramanian, Sedig S. Agili</i>	
Application of Embedded Capacitor Technology for High-Performance Semiconductor Packaging	1644
<i>Karl Dietz, Daniel Amey</i>	
Track 11 Power Integrity and Power-Aware Design	
Power Supply Compensation for Capacitive Loads	1665
<i>Jonathan Fasig, Barry Gilbert, Erik Daniel</i>	
Electromagnetic Bandgap Structures for Parallel Plate Waveguide Noise Suppression in PWR/GND Plane Pairs	1679
<i>Antonio Ciccomancini Scogna, Fabrizio Zanella</i>	
Common Mode Radiation of a Printed Circuit Board with Embedded Decoupling Capacitor Excited by IC's Shoot-Through Current	1704
<i>John Andresakis, Toshio Sudo, Seiju Ichijo, Kazuhiro Yamazaki</i>	
Analysis of Supply Noise-Induced Jitter in Gigabit I/O Interfaces	1716
<i>Ralf Schmitt, Hai Lan, Chris Madden, Chuck Yuan</i>	
Study of Simultaneous Switching Noise Reduction for Microprocessor Packages by Application of High-K MIM Decoupling Capacitors	1739
<i>Om P. Mandhana, Hector Sanchez, Joshua Siegel, Jonathan Burnett</i>	

Power Network Synthesis of Power-Gating Designs	1761
<i>Kaijian Shi, Zhian Lin, Yi-Min Jiang</i>	

Track 12 | Electromagnetic Compatibility and Interference

A Study on Radiation from Pentium Clock Generator ICs	1782
<i>Xiaopeng Dong, Kevin Daniel, Kevin Slattery, Harry Skinner</i>	

Novel Band-Stop Common Mode Filter for High-Speed Digital Data Transmission	1796
<i>Predrag Acimovic</i>	

EMI Emissions from Mismatches in High-Speed Differential Signal Traces and Cables	1820
<i>Bruce Archambeault, Samuel Connor, Joseph C. Diepenbrock</i>	

Comparing Time-Domain and Frequency-Domain Techniques for Investigation on Charge Delivery and Power-Bus Noise for High-Speed Printed Circuit Boards	1838
<i>James Drewniak, Giuseppe Selli, Jun Fan, James L. Knighten, Bruce Archambeault, Malteo Cocchini, Samuel Connor, Liang Xue</i>	

Track 13 | Test Fixturing and Measurement Methodology

Meaningful Measurement of Differential Transmission Line Skew at 10 Gbps and Above	1867
<i>James Broomall, Christopher Ericksen</i>	

A Generic and Higher Order Model for High-Speed Test Interface Analysis and De-embedding	1883
<i>Mike Li</i>	

A Method for Testing Jitter Tolerance of SerDes Receivers Using Random Jitter	1903
<i>Masahiro Ishida, Takahiro J. Yamaguchi, Mani Soma</i>	

Architectural Considerations for Multiport Vector Network Analyzers	1925
<i>Brett Grossman, Thomas Ruttan, Evan Fledell</i>	

Design and Test Challenges Facing Next-Generation 20 Gbps Interconnects	1949
<i>Will Miller, Jay Diepenbrock, Mike Resso</i>	

A Novel Procedure for Characterization of Multiport High-Speed Balanced Devices	1987
<i>Jim Nadolny, Brad Cole, Vahe Adamian</i>	

Business Forum Papers

Product Stewardship Model	1998
<i>Jeffrey Zhou</i>	

Controlling Cost in the Design Process of Complex Systems	2010
<i>Michael Wahl, Rainer Bruck</i>	

TecPreviews

Infusing Speed and Visibility into ASIC Verification	2023
<i>Mario Larouche</i>	

Advanced Tools for High Speed Serial Data Measurements: Equalizer Emulation and Virtual Probing	2034
<i>Peter Pupalakis</i>	

Design and Application of an Optical Backplane Connection System	2061
<i>Brian Vicich, Ken Hopkins, Richard Pitwon</i>	

**Serial Data Network Analysis by Tektronix: How to more accurately characterized
high-speed serial channel performance** 2077
Eugene Mayevskiy

Jitter Measurements: A Revolutionary New Tool for the Masses 2089
Barbara P. Aichinger

Author Index