

Proceedings

2006 International Conference on Field Programmable Logic and Applications (FPL)

Madrid, Spain
August 28–30, 2006

Organised by
School of Engineering - Universidad Autonoma de Madrid

Technical Co-Sponsor:
The IEEE Circuits and Systems Society

2006 International Conference on Field Programmable Logic and Applications

Editors:

Andreas Koch

Philip Leong

Eduardo Boémo

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2006 by the Institute of Electrical and Electronics Engineers

IEEE Catalog Number: 06EX1349

ISBN: 1-4244-0312-X

Depósito legal: SE-3685-2006 Unión Europea

Library of Congress: 2006922286

Printed by Publidisa

Table of Contents

Keynotes, Tutorials and Invited Papers

FPGAS AT 65NM AND BEYOND - POWERFUL NEW FPGAS BRING NEW CHALLENGES _____	3
<i>K. McElvain</i>	
RAPID SYSTEM-ON-A-PROGRAMMABLE-CHIP DEVELOPMENT AND HARDWARE ACCELERATION OF ANSI C FUNCTIONS _____	4
<i>D.J. Lau, O. Pritchard</i>	
ACADEMIA TO IPO - A MODERN ODYSSEY _____	10
<i>I. Page</i>	
(INVITED) FPGA ARCHITECTURE DESIGN METHODOLOGY _____	11
<i>M. Hutton</i>	
(INVITED) ENHANCED ARCHITECTURES, DESIGN METHODOLOGIES AND CAD TOOLS FOR DYNAMIC RECONFIGURATION ON XILINX FPGAS _____	12
<i>P. Lysaght, B. Blodget, J. Mason, J. Young, B. Bridgeford</i>	
65NM FPGAS, A LOOK UNDER THE HOOD: TECHNOLOGY, FEATURES, AND APPLICATIONS _____	18
<i>P. Alfke</i>	

M1.A Scientific Applications

IMPROVED INTERPOLATION AND SYSTEM INTEGRATION FOR FPGA-BASED MOLECULAR DYNAMICS SIMULATIONS _____	21
<i>Y. Gu, T. VanCourt, M.C. Herbordt</i>	

HIGH PERFORMANCE SCIENTIFIC COMPUTING USING FPGAS WITH IEEE FLOATING POINT AND LOGARITHMIC ARITHMETIC FOR LATTICE QCD _____	29
<i>O. Callanan, D. Gregg, A. Nisbet, M. Peardon</i>	

M1.B Process Variation Issues

PLACEMENT AND TIMING FOR FPGAS CONSIDERING VARIATIONS _____	37
<i>Y. Lin, M. Hutton, L. He</i>	

FPGA PERFORMANCE OPTIMIZATION VIA CHIPWISE PLACEMENT CONSIDERING PROCESS VARIATIONS _____	44
<i>L. Cheng, J. Xiong, L. He, M. Hutton</i>	

M1.C Architectural Exploration

ARCHITECTURE EXPLORATION AND TOOLS FOR PIPELINED COARSE-GRAINED RECONFIGURABLE ARRAYS _____	53
<i>F. Stock, A. Koch</i>	

SYSTEM LEVEL ARCHITECTURE EXPLORATION FOR RECONFIGURABLE SYSTEMS ON CHIP _____	59
<i>K. Masselos, N.S. Voros, Y. Qu, K. Tiensyrjä, M. Cupak, L. Rijnders, M. Pettissalo</i>	

M2.A Applications I

RAID 6 HARDWARE ACCELERATION _____	67
<i>M. Gilroy, J. Irvine</i>	

DETECTION MODULE IN A COMPLEMENTARY SET OF SEQUENCES-BASED PULSE COMPRESSION SYSTEM _____	73
<i>F.J. Álvarez, Á. Hernández, J. Ureña, J.J. García, A. Jiménez, P.S. Teresa</i>	

FPGA IMPLEMENTATION OF A RIDGE EXTRACTION FINGERPRINT ALGORITHM BASED ON MICROBLAZE AND HARDWARE COPROCESSOR _____	79
<i>M.L. García, E.F. C. Navarro</i>	

M2.B Power and Thermal Considerations

ACTIVITY ESTIMATION FOR FIELD-PROGRAMMABLE GATE ARRAYS _____	87
<i>J. Lamoureux, S.J.E. Wilton</i>	

POWER IMPLICATIONS OF IMPLEMENTING LOGIC USING FPGA EMBEDDED MEMORY ARRAYS _____	95
<i>S.Y.L. Chin, C.S.P. Lee, S.J.E. Wilton</i>	

A THERMAL MANAGEMENT AND PROFILING METHOD FOR RECONFIGURABLE HARDWARE APPLICATIONS _____	103
<i>P.H. Jones, J.W. Lockwood, Y.H. Cho</i>	

M2.C Compilation Techniques

MODULAR PARTITIONING FOR INCREMENTAL COMPILATION _____	113
<i>M.E. Dehkordi, S.D. Brown, T. Borer</i>	

COMPARING FPGAS TO GRAPHICS ACCELERATORS AND THE PLAYSTATION 2 USING A UNIFIED SOURCE DESCRIPTION _____	119
<i>L.W. Howes, P. Price, O. Mencer, O. Beckmann, O. Pell</i>	

COMPILING HIGHER-ORDER POLYMORPHIC HARDWARE DESCRIPTIONS INTO PARAMETRISED VHDL LIBRARIES WITH FLEXIBLE PLACEMENT INFORMATION _____	125
<i>O. Pell, W. Luk</i>	

M3.A Cryptographic Applications

FPGA-ORIENTED SECURE DATA PATH DESIGN:
IMPLEMENTATION OF A PUBLIC KEY COPROCESSOR _____ 133
N. Mentens, K. Sakiyama, L. Batina, I. Verbauwhede, B. Preneel

FPGA VENDOR AGNOSTIC TRUE RANDOM NUMBER GENERATOR _____ 139
D. Schellekens, B. Preneel, I. Verbauwhede

A SCALABLE ARCHITECTURE
FOR RSA CRYPTOGRAPHY ON LARGE FPGAS _____ 145
E. A. Michalski, D.A. Buell

M3.B Network on Chip

APPLYING PARTIAL RECONFIGURATION TO NETWORKS-ON-CHIPS _____ 155
T. Pionteck, R. Koch, C. Albrecht

ON-FPGA COMMUNICATION
ARCHITECTURES AND DESIGN FACTORS _____ 161
T.S.T. Mak, P. Sedcole, P.Y.K. Cheung, W. Luk

ENERGY EFFICIENT
STATISTICAL ON-CHIP COMMUNICATION BUS
SYNTHESIS FOR A RECONFIGURABLE ARCHITECTURE _____ 169
S. Pandey, M. Glesner

M3.C Simulation of Reconfigurable Systems

OSSS+R: MODELLING
AND SIMULATING SELF-RECONFIGURABLE SYSTEMS _____ 177
A. Schallenberg, W. Nebel, F. Oppenheimer

A SIMULATION PLATFORM
FOR RECONFIGURABLE COMPUTING RESEARCH _____ 183
W. Fu, K. Compton

PERFECTO: A SYSTEMC-BASED PERFORMANCE EVALUATION FRAMEWORK FOR DYNAMICALLY PARTIALLY RECONFIGURABLE SYSTEMS _____	190
<i>P.-A. Hsiung, C.-H. Huang, C.-F. Liao</i>	

M4.A Modelling of Biological Systems

FPGA-ACCELERATED PRE-ATTENTIVE SEGMENTATION IN PRIMARY VISUAL CORTEX _____	199
<i>C.-S. Bouganis, P.Y.K. Cheung, Z. Li</i>	

AN FPGA-BASED ELECTRONIC COCHLEA WITH DUAL FIXED-POINT ARITHMETIC _____	205
<i>C. K. Wong, P.H.W. Leong</i>	

M4.B Processors

VERIFICATION AND FPGA CIRCUITS OF A BLOCK-2 FAST PATH-BASED PREDICTOR _____	213
<i>O. Cadenas, G. Megson</i>	

MULTITASKING SUPPORT FOR DYNAMICALLY RECONFIGURABLE SYSTEMS _____	219
<i>H. Hinkelmann, A. Gunberg, P. Zipf, L.S. Indrusiak, M. Glesner</i>	

M4.C Monte Carlo Simulation

AN FPGA IMPLEMENTATION OF HIGH THROUGHPUT STOCHASTIC SIMULATOR FOR LARGE-SCALE BIOCHEMICAL SYSTEMS _____	227
<i>M. Yoshimi, Y. Osana, Y. Iwaoka, Y. Nishikawa, T. Kojima, A. Funahashi, N. Hiroi, Y. Shibata, N. Iwanaga, H. Kitano, H. Amano</i>	

NON-UNIFORM RANDOM NUMBER GENERATION THROUGH PIECEWISE LINEAR APPROXIMATIONS _____	233
<i>D.B. Thomas, W. Luk</i>	

T1.A Fault Emulation and Analog Designs

PARSIFAL: A GENERIC AND CONFIGURABLE FAULT EMULATION ENVIRONMENT WITH NON-CLASSICAL FAULT MODELS _____ 241
J.T. Weinkopf, K. Harbich, E. Barke

FAST EMULATION OF PERMANENT FAULTS IN VLSI SYSTEMS _____ 247
D. de Andrés, J.C. Ruiz, D. Gil, P. Gil

SYNTHESIS ON FPAA OF A SMART STETHOSCOPE ANALOG SUBSYSTEM _____ 253
G. Domenech-Asensi, J. Martínez-Alajarín, R. Ruiz-Merino, J.A. López-Alcantud

T1.B VLSI Architectures

THE ENTROPY OF FPGA RECONFIGURATION _____ 261
U. Malik, O. Diessel

ADAPTIVE FPGAS: HIGH-LEVEL ARCHITECTURE AND A SYNTHESIS METHOD _____ 267
V. Manohararajah, S.D. Brown, Z.G. Vranesic

MULTI-BIT CARRY CHAINS FOR HIGH-PERFORMANCE RECONFIGURABLE FABRICS _____ 275
M.T. Frederick, A.K. Somani

T1.C Design Techniques I

MAPPING RECURSIVE FUNCTIONS TO RECONFIGURABLE HARDWARE _____ 283
G. Ferizis, H.E. Gindy

A SYSTEM DESIGN METHODOLOGY FOR REDUCING SYSTEM INTEGRATION TIME AND FACILITATING MODULAR DESIGN VERIFICATION _____ 289
L. Shannon, B. Fort, S. Parikh, A. Patel, M. Saldaña, P. Chow

MICRO-CODED DATAPATHS: POPULATING THE SPACE BETWEEN FINITE STATE MACHINE AND PROCESSOR _____	295
<i>C. Kulkarni, G. Brebner</i>	

T2.A FPGA based Accelerators

AN FPGA SOLVER FOR LARGE SAT PROBLEMS _____	303
<i>K. Kanazawa, T. Maruyama</i>	

SOFTWARE-ORIENTED APPROACH TO HARDWARE-SOFTWARE CO-SIMULATION FOR FPGA-BASED RISC EXTENSIBLE PROCESSOR _____	309
<i>K.S. Tham, D.L. Maskell</i>	

RAY TRACING HARDWARE SYSTEM USING PLANE-SPHERE INTERSECTIONS _____	315
<i>Y. Kaeriyama, D. Zaitso, K. Komatsu, K. Suzuki, T. Nakamura, N. Ohba</i>	

T2.B Multiprocessor Systems

EFFICIENT AUTOMATED SYNTHESIS, PROGRAMING, AND IMPLEMENTATION OF MULTIPROCESSOR PLATFORMS ON FPGA CHIPS _____	323
<i>H. Nikolov, T. Stefanov, E. Deprettere</i>	

TMD-MPI: AN MPI IMPLEMENTATION FOR MULTIPLE PROCESSORS ACROSS MULTIPLE FPGAS _____	329
<i>M. Saldaña, P. Chow</i>	

ARCHLOG: HIGH-LEVEL SYNTHESIS OF RECONFIGURABLE MULTIPROCESSORS FOR LOGIC PROGRAMMING _____	335
<i>A. Fidjeland, W. Luk</i>	

T2.C Design Techniques II

ON BUFFER MANAGEMENT STRATEGIES FOR HIGH PERFORMANCE COMPUTING WITH RECONFIGURABLE HARDWARE _____	343
<i>G.M. Martinez, G. Lienhart, A. Kugel, R. Männer</i>	

IMPROVING USABILITY OF FPGA-BASED RECONFIGURABLE COMPUTERS THROUGH OPERATING SYSTEM SUPPORT _____	349
<i>H.K.-H. So, R.W. Brodersen</i>	

EXECUTING HARDWARE AS PARALLEL SOFTWARE FOR PICOBLAZE NETWORKS _____	355
<i>P. Yu, P. Schaumont</i>	

T3.A Matrix Computations

HIGH-PERFORMANCE AND PARAMETERIZED MATRIX FACTORIZATION ON FPGAS _____	363
<i>L. Zhuo, V.K. Prasanna</i>	

ON RECONFIGURABLE ARCHITECTURES FOR EFFICIENT MATRIX INVERSION _____	369
<i>G.M. de Matos, H.C. Neto</i>	

FPGA BASED ACCELERATION OF THE LINPACK BENCHMARK: A HIGH LEVEL CODE TRANSFORMATION APPROACH _____	375
<i>K. Turkington, K. Masselos, G.A. Constantinides, P.H.W. Leong</i>	

T3.B Memory Subsystems

MEMORY PARALLELISM USING CUSTOM ARRAY MAPPING TO HETEROGENEOUS STORAGE STRUCTURES _____	383
<i>N. Baradaran, P.C. Diniz</i>	

DATA REUSE EXPLOITATION FOR FPGA BASED PLATFORMS APPLIED TO THE FULL SEARCH MOTION ESTIMATION ALGORITHM _____	389
<i>Q. Liu, K. Masselos, G.A. Constantinides</i>	

APPLICATION-SPECIFIC MEMORY INTERLEAVING FOR FPGA-BASED GRID COMPUTATIONS: A GENERAL DESIGN TECHNIQUE _____	395
<i>T. VanCourt, M.C. Herbordt</i>	

T3.C Network Intrusion Detection and Document Processing

VARIABLE-LENGTH HASHING FOR EXACT PATTERN MATCHING _____ 405

D. Pnevmatikatos, A. Arelakis

HIGH SPEED DOCUMENT

CLUSTERING IN RECONFIGURABLE HARDWARE _____ 411

G. A. Covington, C.L.G. Comstock, A.A. Levine, J.W. Lockwood, Y.H. Cho

REGULAR EXPRESSION SOFTWARE

DECELERATION FOR INTRUSION DETECTION SYSTEMS _____ 418

Z.K. Baker, H.-J. Jung, V.K. Prasanna

T4.A Applications II

FPGA DESIGN CONSIDERATIONS

IN THE IMPLEMENTATION OF A FIXED-THROUGHPUT

SPHERE DECODER FOR MIMO SYSTEMS _____ 429

L.G. Barbero, J.S. Thompson

A RECONFIGURABLE

VITERBI DECODER FOR A COMMUNICATION PLATFORM _____ 435

I. Ahmed, T. Arslan

INTELLIGENT PARKING SYSTEM DESIGN USING FPGA _____ 441

I. Song, K. Gowan, J. Nery, H. Han, T. Sheng, H. Li, F. Karray

ADAPTIVE OPTICS REAL-TIME CONTROL USING FPGA _____ 447

L.F. Rodríguez-Ramos, Á. Alonso, F. Gago, J.V. Gigante, G. Herrera, T. Viera

T4.B Defect Tolerance

RECONFIGURATION AND FINE-GRAINED

REDUNDANCY FOR FAULT TOLERANCE IN FPGAS _____ 455

N. Campregher, P.Y.K. Cheung, G.A. Constantinides, M. Vasilko

FAULT TOLERANT RECONFIGURABLE DEVICE BASED ON AUTONOMOUS-REPAIR CELLS _____	461
<i>K. Nakahara, S. Kouyama, T. Izumi, H. Ochi, Y. Nakamura</i>	

DEFECT-TOLERANT FPGA ARCHITECTURE EXPLORATION _____	467
<i>P. Maidee, K. Bazargan</i>	

T4.C Intellectual Property Cores

AUTOMATION OF IP CORE INTERFACE GENERATION FOR RECONFIGURABLE COMPUTING _____	475
<i>Z. Guo, A. Mitra, W. Najjar</i>	

IDENTIFYING FPGA IP-CORES BASED ON LOOKUP TABLE CONTENT ANALYSIS _____	481
<i>D. Ziener, S. Aßmus, J. Teich</i>	

IPP WATERMARKING TECHNIQUE FOR IP CORE PROTECTION ON FPL DEVICES _____	487
<i>E. Castillo, L. Parrilla, A. García, A. Loris, U. Meyer-Baese</i>	

W1.A Video Processing

RELIABLE GALS IMPLEMENTATION OF MPEG-4 ENCODER WITH MIXED CLOCK FIFO ON STANDARD FPGA _____	495
<i>A. Kulmala, T.D. Hämmäläinen, M. Hännikäinen</i>	

FPGA DESIGN OF A H.264/AVC MAIN PROFILE DECODER FOR HDTV _____	501
<i>L.V. Agostini, A.P. A. Filho, V.S. Rosa, E.A. Berriel, T.G. S. Santos, S. Bampi, A.A. Susin</i>	

REAL-TIME VIDEO PIXEL MATCHING _____	507
<i>J.-B. Note, M. Shand, J.E. Vuillemin</i>	

W1.B Coarse Grained Architectures

ARCHITECTURAL MODIFICATIONS TO IMPROVE
FLOATING-POINT UNIT EFFICIENCY IN FPGAS _____ 515
M.J. Beauchamp, S. Hauck, K.D. Underwood, K. S. Hemmert

A NOVEL HEURISTIC AND PROVABLE BOUNDS
FOR RECONFIGURABLE ARCHITECTURE DESIGN _____ 521
A.M. Smith, G.A. Constantinides, P.Y.K. Cheung

OPTIMAL SIMULTANEOUS
SCHEDULING, BINDING AND ROUTING FOR
PROCESSOR-LIKE RECONFIGURABLE ARCHITECTURES _____ 527
J. A. Brenner, J.C. van der Veen, S.P. Fekete, J. O. Filho, W. Rosenstiel

W1.C Dynamic Reconfiguration

MINIMIZING COMMUNICATION
COST FOR RECONFIGURABLE SLOT MODULES _____ 535
S.P. Fekete, J.C. van der Veen, M. Majer, J. Teich

EXECUTING
HARDWARE TASKS ON DYNAMICALLY RECONFIGURABLE
DEVICES UNDER REAL-TIME CONDITIONS _____ 541
K. Danne, R. Mühlenbernd, M. Platzner

A LAYER MODEL FOR SYSTEMATICALLY
DESIGNING DYNAMICALLY RECONFIGURABLE SYSTEMS _____ 547
B. Kettelhoit, M. Porrman

W2.A Image Processing

EFFICIENT REALTIME
FPGA IMPLEMENTATION OF THE TRACE TRANSFORM _____ 555
S.A. Fahmy, C.-S. Bouganis, P.Y.K. Cheung, W. Luk

IMPLEMENTATION OF A PARALLEL
AND PIPELINED WATERSHED ALGORITHM ON FPGA _____ 561
D.B.K. Trieu, T. Maruyama

AN FPGA IMPLEMENTATION OF K-MEANS
CLUSTERING FOR COLOR IMAGES BASED ON KD-TREE _____ 567
T. Saegusa, T. Maruyama

W2.B Multi-Context Systems

A CONTEXT DEPENDENT CLOCK CONTROL MECHANISM
FOR DYNAMICALLY RECONFIGURABLE PROCESSORS _____ 575
*H. Amano, Y. Hasegawa, S. Abe, K. Ishikawa, S. Tsutsumi, S. Kurotaki, T. Nakamura,
T. Nishimura*

A MULTI-CONTEXT PIPELINED ARRAY FOR EMBEDDED SYSTEMS _____ 581
A. Lodi, C. Mucci, M. Bocchi, A. Cappelli, M. de Dominicis, L. Ciccarelli

CONFIGURATION SCHEDULING
FOR CONDITIONAL BRANCH EXECUTION ONTO
MULTI-CONTEXT RECONFIGURABLE ARCHITECTURES _____ 589
F. Rivera, M. Sánchez-Élez, M. Fernández, R. Hermida, N. Bagherzadeh

W2.C CAD Tools

ACTUAL-DELAY CIRCUITS ON FPGA:
TRADING-OFF LUTS FOR SPEED _____ 599
E. Kassapaki, P.M. Mattheakis, C.P. Sotiriou

MULTI-LAYER FLOORPLANNING
ON A SEQUENCE OF RECONFIGURABLE DESIGNS _____ 605
L. Singhal, E. Bozorgzadeh

REDUCING THE SPACE COMPLEXITY OF PIPELINED
ROUTING USING MODIFIED RANGE ENCODING _____ 613
A. Carroll, C. Ebeling

Poster Session 1

- A FLEXIBLE IMPLEMENTATION OF
A TEMPORAL FILTER WITH MOTION COMPENSATION _____ 621
T. Perschke
- A YIELD AND SPEED ENHANCEMENT TECHNIQUE USING
RECONFIGURABLE DEVICES AGAINST WITHIN-DIE
VARIATIONS ON THE NANOMETER REGIME _____ 625
K. Kobayashi, M. Kotani, K. Katsuki, Y. Takatsukasa, K. Ogata, Y. Sugihara, H. Onodera
- A DYNAMIC RECONFIGURABLE FABRIC FOR PLATFORM SOCS _____ 629
C. Papachristou, J. Weaver, R. Vijayakumar, F. Wolff
- FPGA IMPLEMENTATION OF 3-D THERMAL MODEL SIMULATOR _____ 633
F. Pardo, P. López, D. Cabello, M. Balsi
- SECURE CONTENT DISTRIBUTION SYSTEM BASED
ON RUN-TIME PARTIAL HARDWARE RECONFIGURATION _____ 637
Y. Hori, H. Yokoyama, K. Toda
- USING RECONFIGURABLE
HW FOR HIGH DIMENSIONAL CAF COMPUTATION _____ 641
A. Hermanek, M. Kunes, M. Kvasnicka
- FPGA-BASED BOUNDARY-SCAN BIST _____ 645
Á.Q. Olozábal, M. de los Ángeles Cifredo Chacón, D.G. Vela
- A SCALABLE NETWORK ASIP
ENABLING FLOW AWARENESS IN ETHERNET ACCESS _____ 649
K. van Renterghem, D. Verhulst, S. Verschuere, P. Demuytere, J. Vandewege, X.-Z. Qiu
- SYNTHESIS OF ANALOG FILTERS ON A CONTINUOUS-TIME
FPAA USING A GENETIC ALGORITHM _____ 653
J. Becker, Y. Manoli

PROTOTYPING	
A GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS NETWORK-ON-CHIP ON A CONVENTIONAL FPGA DEVICE USING SYNCHRONOUS DESIGN TOOLS _____	657
<i>X. Wang, T. Ahonen, J. Nurmi</i>	
FPGA IMPLEMENTATION OF A CHANGE-DRIVEN IMAGE PROCESSING ARCHITECTURE FOR OPTICAL FLOW COMPUTATION _____	663
<i>J.C. Sosa, R. Gómez-Fabela, J.A. Boluda, F. Pardo</i>	
RECONFIGURABLE ARCHITECTURES FOR CURVE-BASED CRYPTOGRAPHY ON EMBEDDED MICRO-CONTROLLERS _____	667
<i>L. Batina, A. Hodjat, D. Hwang, K. Sakiyama, I. Verbauwhede</i>	
FAST FULL-SEARCH BLOCK MATCHING ALGORITHM MOTION ESTIMATION ALTERNATIVES IN FPGA _____	671
<i>J. Olivares, I. Benavides, J. Hormigo, J. Villalba, E. Zapata</i>	
HIGH-LEVEL SYNTHESIS OF MULTIPLE WORD-LENGTH DSP ALGORITHMS USING HETEROGENEOUS-RESOURCE FPGAS _____	675
<i>G. Caffarena, J.A. López, C. Carreras, O. Nieto-Taladriz</i>	
FROM EQUATION TO VHDL: USING REWRITING LOGIC FOR AUTOMATED FUNCTION GENERATION _____	679
<i>C. Morra, M. Sackmann, S. Shukla, J. Becker, R. Hartenstein</i>	
A CONGESTION DRIVEN PLACEMENT ALGORITHM FOR FPGA SYNTHESIS _____	683
<i>Y. Zhuo, H. Li, S.P. Mohanty</i>	

Poster Session 2

- AN IMPLEMENTATION TECHNIQUE
OF MULTI-CYCLED ARITHMETIC FUNCTIONS
FOR A DYNAMICALLY RECONFIGURABLE PROCESSOR _____ 689
*M. Miyata, H. Tsuchiya,
Y. Shibata, K. Oguri*
- AN FPGA-BASED SYSTEM ON CHIP FOR
THE MEASUREMENT OF QCM SENSORS RESOLUTION _____ 693
M.J. Moure, M.D. Valdés, P. Rodiz, L. Rodriguez-Pardo, J. Fariña
- FPGA IMPLEMENTATION OF AN EFFICIENT CORRELATOR
FOR COMPLEMENTARY SETS OF SEQUENCES _____ 697
M.C. Pérez, J. Ureña, Á. Hernández, C. de Marziani, A. Ochoa, W.P. Marnane
- A NOVEL PARTIAL
BITSTREAM MERGING METHODOLOGY ACCELERATING
XILINX VIRTEX-II FPGA BASED RP SYSTEM SETUP _____ 701
C. Bieser, M. Bahlinger, M. Heinz, C. Stops, K.D. Mueller-Glaser
- AN EFFICIENT FAULT
TOLERANCE SCHEME FOR PREVENTING SINGLE EVENT
DISRUPTIONS IN RECONFIGURABLE ARCHITECTURES _____ 705
S. Baloch, T. Arslan, A. Stoica
- AN FPGA IMPLEMENTATION
OF PATTERN-SELECTIVE PYRAMIDAL IMAGE FUSION _____ 709
O. Sims, J. Irvine
- TOWARDS AFFECTIVE LEVEL VIDEO APPLICATIONS:
A NOVEL FPGA-BASED
VIDEO AROUSAL CONTENT MODELING SYSTEM _____ 713
S. Arifin, P.Y.K. Cheung
- VIRTEX II FPGA BITSTREAM MANIPULATION:
APPLICATION TO RECONFIGURATION CONTROL SYSTEMS _____ 717
Y.E. Krasteva, E. de la Torre, T. Riesgo, D. Joly

SKIN COLOR DETECTION FOR REAL TIME MOBILE APPLICATIONS _____	721
<i>F. J. Toledo, J. J. Martínez, J. Garrigós, J. Ferrández, V. Rodellar</i>	
SEMI-SYNTHETIC CIRCUIT GENERATION USING GRAPH MONOMORPHISM FOR TESTING INCREMENTAL PLACEMENT AND INCREMENTAL ROUTING TOOLS _____	725
<i>D. Grant, S.Y.L. Chin, G. Lemieux</i>	
IMPLEMENTATION IN FPGAS OF JACOBI METHOD TO SOLVE THE EIGENVALUE AND EIGENVECTOR PROBLEM _____	729
<i>I. Bravo, P. Jimenez, M. Mazo, J.L. Lázaro, A. Gardel</i>	
DESIGN OF A FIELD-PROGRAMMABLE DUAL-PRECISION FLOATING-POINT ARITHMETIC UNIT _____	733
<i>P.C. Diniz, G. Govindu</i>	
A GENERIC NETWORK-ON-CHIP ARCHITECTURE FOR RECONFIGURABLE SYSTEMS: IMPLEMENTATION AND EVALUATION _____	737
<i>M.P. Véstias, H.C. Neto</i>	
A COMPILER INTERMEDIATE REPRESENTATION FOR RECONFIGURABLE FABRICS _____	741
<i>Z. Guo, W. Najjar</i>	
A SEGMENTATION MODEL FOR PARTIAL RUN-TIME RECONFIGURATION _____	745
<i>M. Taher, T. El-Ghazawi</i>	
ON FEASIBILITY OF FPGA BITSTREAM COMPRESSION DURING PLACEMENT AND ROUTING _____	749
<i>P. Stepien, M. Vasilko</i>	

Poster Session 3

SIZING OF PROCESSING ARRAYS FOR FPGA-BASED COMPUTATION _____	755
<i>T. VanCourt, M.C. Herbordt</i>	
IMPLEMENTATION OF NETWORK APPLICATION LAYER PARSER FOR MULTIPLE TCP/IP FLOWS IN RECONFIGURABLE DEVICES _____	761
<i>J. Moscola, Y.H. Cho, J.W. Lockwood</i>	
DESIGN AND IMPLEMENTATION OF A HARDWARE MODULE FOR EQUALISATION IN A 4G MIMO RECEIVER _____	765
<i>A.F. Herrero, A. Jimenez-Pacheco, G. Caffarena, J.C. Quiros</i>	
MULTI STREAM CIPHER ARCHITECTURE FOR RECONFIGURABLE SYSTEM-ON-CHIP _____	769
<i>C. M. Wee, P. R. Sutton, N. W. Bergmann, J. A. Williams</i>	
ASTRA: AN ADVANCED SPACE-TIME RECONFIGURABLE ARCHITECTURE _____	773
<i>A. Danilin, M. Bennebroek, S. Sawitzki</i>	
SELF-RECONFIGURABLE PERVASIVE PLATFORM FOR CRYPTOGRAPHIC APPLICATION _____	777
<i>A. Lagger, A. Upegui, E. Sanchez, I. Gonzalez</i>	
A RECONFIGURABLE FUNCTIONAL UNIT FOR AN ADAPTIVE DYNAMIC EXTENSIBLE PROCESSOR _____	781
<i>H. Noori, F. Mehdipour, K. Murakami, K. Inoue, M. SahebZamani</i>	
SHIFT-OR CIRCUIT FOR EFFICIENT NETWORK INTRUSION DETECTION PATTERN MATCHING _____	785
<i>H.-C. Roan, W.-J. Hwang, C.-T.D. Lo</i>	
FPGA IMPLEMENTATIONS OF THE DES AND TRIPLE-DES MASKED AGAINST POWER ANALYSIS ATTACKS _____	791
<i>F.-X. Standaert, G. Rouvroy, J.-J. Quisquater</i>	

MULTI ² ROUTER: A NOVEL MULTI LOCAL PORT ROUTER ARCHITECTURE WITH BROADCAST FACILITY FOR FPGA-BASED NETWORKS-ON-CHIP _____	795
<i>B. Sethuraman, R. Vemuri</i>	
A METHOD OF GENERATING HIGHLY EFFICIENT STRING MATCHING CIRCUIT FOR INTRUSION DETECTION _____	799
<i>T. Katashita, A. Maeda, K. Toda, Y. Yamaguchi</i>	
A-B NODES CLASSIFICATION FOR POWER ESTIMATION _____	803
<i>E. Todorovich, E. Boemo</i>	
AREA-EFFICIENT IMPLEMENTATION OF A PULSE-MODE NEURON MODEL _____	809
<i>C. Torres-Huitzil</i>	
PRE-SYNTHESIS AREA ESTIMATION OF RECONFIGURABLE STREAMING ACCELERATORS _____	813
<i>S. Mondal, S.O. Memik, N. Bellas</i>	
WIRE SEGMENT LENGTH AND SWITCH BOX CO-OPTIMIZATION FOR FPGA ARCHITECTURES _____	817
<i>K. Siozios, D. Soudris</i>	
AN ALTERNATIVE TO SEQUENTIAL ARCHITECTURES TO IMPROVE THE PROCESSING TIME OF PASSIVE STEREOVISION ALGORITHMS _____	821
<i>A. Naoulou, J.-L. Boizard, J.Y. Fourniols, M. Devy</i>	
DIMMNET-2: A RECONFIGURABLE BOARD CONNECTED INTO A MEMORY SLOT _____	825
<i>T. Miyashiro, A. Kitamura, M. Yoshimi, H. Amano, H. Nakajyo, N. Tanabe</i>	
A CODESIGN TOOL FOR HIGH LEVEL SYSTHESIS OF VISION MODELS ON FPL _____	829
<i>A. Martínez, L. Reynery, F. Pelayo, C. Morillas, S. Romero</i>	

Poster Session 4

ON-LINE RECONFIGURABLE XGFT NETWORK-ON-CHIP
DESIGNED FOR IMPROVING THE FAULT-TOLERANCE
AND MANUFACTURABILITY OF THE MPSOC CHIPS _____ 835

H. Kariniemi, J. Nurmi

FPGA IMPLEMENTATION
OF HIGH-PERFORMANCE PHM / DPHM SCHEDULERS _____ 841

E. Soto, E. Lago, J.J. Rodriguez-Andina

PERFORMANCE EVALUATION OF
AN FPGA-BASED BIOCHEMICAL SIMULATOR RECSIP _____ 845

*Y. Osana, M. Yoshimi, Y. Iwaoka, T. Kojima, Y. Nishikawa, A. Funahashi, N. Hiroi,
Y. Shibata, N. Iwanaga, H. Kitano, H. Amano*

A HIGH SPEED, LOW MEMORY FPGA BASED LDPC DECODER
ARCHITECTURE FOR QUASI-CYCLIC LDPC CODES _____ 851

P. Saunders, A.D. Fagan

RECONFIGURABLE SYSTEMS ENABLED BY A NETWORK-ON-CHIP _____ 857

L. Möller, I. Grehs, N. Calazans, F. Moraes

INTEGRATING THE ELECTRONICS OF THE
CONTROL-LOOPS OF THE JPL/BOEING GYROSCOPE
WITHIN AN EVOLVABLE HARDWARE ARCHITECTURE _____ 861

E.F. Stefatos, T. Arslan, D. Keymeulen, I. Ferguson

EXECUTION OBJECTS
FOR DYNAMICALLY RECONFIGURABLE FPGA SYSTEMS _____ 865

T.F. Oliver, D.L. Maskell

A DYNAMICALLY RECONFIGURABLE QUEUE SCHEDULER _____ 869

C. Kachris, S. Vassiliadis

GENERAL DIGIT WIDTH NORMAL BASIS MULTIPLIERS
WITH CIRCULAR AND LINEAR STRUCTURE _____ 873

M. Novotný, J. Schmidt

FPGA BASED IMAGING PARTICLE DETECTOR TRIGGER SYSTEM _____	877
<i>G. Martínez, J. Marín, C. Willmott</i>	
A LEAK RESISTANT ARCHITECTURE AGAINST SIDE CHANNEL ATTACKS _____	
	881
<i>D. Mesquita, B. Badrignans, L. Torres, G. Sassattell, M. Robert, J.-C. Bajard, F. Moraes</i>	
HTHREADS: A COMPUTATIONAL MODEL FOR RECONFIGURABLE DEVICES _____	
	885
<i>W. Peck, E. Anderson, J. Agron, J. Stevens, F. Baijot, D. Andrews</i>	
EFFICIENT CELL DESIGNS FOR SYSTOLIC SMITH-WATERMAN IMPLEMENTATIONS _____	
	889
<i>M. Gok, C. Yilmaz</i>	
FPGA IMPLEMENTATION AND POWER MODELLING OF THE FAST WALSH TRANSFORM _____	
	893
<i>S. Chandrasekaran, A. Amira</i>	
A BIOLOGICALLY INSPIRED FPGA BASED IMPLEMENTATION OF A TACTILE SENSORY SYSTEM FOR OBJECT RECOGNITION AND TEXTURE DISCRIMINATION _____	
	897
<i>M. Pearson, M. Nibouche, A.G. Pipe, C. Melhuish, I. Gilhespy, B. Mitchison, K. Gurney, T. Prescott, P. Redgrave</i>	
PERFORMANCE EVALUATION OF A PRELOADING MODEL IN DYNAMICALLY RECONFIGURABLE PROCESSORS _____	
	901
<i>K. Papademetriou, A. Dollas</i>	
HIGH-LEVEL PARTITIONING OF DISCRETE SIGNAL TRANSFORMS FOR MULTI-FPGA ARCHITECTURES _____	
	905
<i>R.A. Arce-Nazario, M. Jimenez, D. Rodriguez</i>	
PREDICTIVE LOAD BALANCING FOR INTERCONNECTED FPGAS _____	
	909
<i>J.D. Bakos, C.L. Cathey, E. A. Michalski</i>	

THE DARPA MULTIPLE PRECISION ARITHMETIC
BENCHMARK ON A RECONFIGURABLE COMPUTER _____ 913
C. Zhang, D.A. Buell, E. A. Michalski

A RECONFIGURATION SPEED ADJUSTMENT TECHNIQUE
FOR ORGAS WITH A HOLOGRAPHIC MEMORY _____ 917
M. Watanabe, F. Kobayashi

PhD Forum

NOVEL METHODOLOGIES FOR PERFORMANCE & POWER
EFFICIENT RECONFIGURABLE NETWORKS-ON-CHIP _____ 925
B. Sethuraman

PLACING FUNCTIONALITY IN FAULT-TOLERANT
HARDWARE/SOFTWARE RECONFIGURABLE NETWORKS _____ 927
T. Streichert

INVESTIGATING TRACE TRANSFORM
ARCHITECTURES FOR FACE AUTHENTICATION _____ 929
S.A. Fahmy

CONFIGWARE DESIGN
SPACE EXPLORATION USING REWRITING LOGIC _____ 931
C. Morra

DYNAMIC MEMORY
SUB-SYSTEM FOR RECONFIGURABLE PLATFORMS _____ 933
S.-S. Ang, G.A. Constantinides

A NOVEL FPGA DESIGN ACCELERATION METHODOLOGY
SUPPORTED BY A UNIQUE RP PLATFORM
FOR FAST AND EASY SYSTEM DEVELOPMENT _____ 935
C. Bieser

EVALUATION AND DESIGN OF
PROCESSOR-LIKE RECONFIGURABLE ARCHITECTURES _____ 937
T. Oppold

AREA EFFICIENT ARCHITECTURE FOR LARGE SCALE IMPLEMENTATION OF BIOLOGICALLY PLAUSIBLE SPIKING NEURAL NETWORKS ON RECONFIGURABLE HARDWARE _____	939
<i>A. Ghani, T. M. McGinnity, L.P. Maguire, J. Harkin</i>	
HIGH-LEVEL POWER OPTIMIZATION FOR DIGITAL SIGNAL PROCESSING IN RECONFIGURABLE LOGIC _____	941
<i>J.A. Clarke, G.A. Constantinides</i>	
A DUAL CACHE FOR PERFORMANCE AND ENERGY AWARE RECONFIGURABLE HW _____	943
<i>E. P. Ramo, J. Resano</i>	
PARTIAL DYNAMIC RECONFIGURATION: THE CARONTE APPROACH. A NEW DEGREE OF FREEDOM IN THE HW/SW CODESIGN _____	945
<i>M.D. Santambrogio, D. Sciuto</i>	
CAN GRAPHICS PROCESSING UNITS BE USED TO IMPROVE VIDEO PROCESSING SYSTEMS? _____	947
<i>B. Cope</i>	
ARCHITECTURE AND CAD FOR FPGA CLOCK NETWORKS _____	949
<i>J. Lamoureux, S.J.E. Wilton</i>	
AUTOMATED CONVERSION FROM LUT-BASED FPGAS TO LUT-BASED MPGAS _____	951
<i>F.-J. Veredas, H.-J. Pfeiderer</i>	
DEVELOPMENT OF IP MODULES OF FUZZY CONTROLLERS FOR THE DESIGN OF EMBEDDED SYSTEMS ON FPGAS _____	953
<i>M. Brox, S. Sánchez-Solano</i>	
HIGH SPEED HIGH FIDELITY INFRARED SCENE SIMULATION USING RECONFIGURABLE COMPUTING _____	955
<i>V. Sriram, D. Kearney</i>	

FPGA BASED ARCHITECTURES FOR H.264/AVC VIDEO COMPRESSION STANDARD _____	957
<i>L.V. Agostini, S. Bampi</i>	
POWER OPTIMIZATION TECHNIQUES FOR SRAM-BASED FPGAS _____	959
<i>S. Mondal, S.O. Memik</i>	
POWER REDUCTION FOR FPGA IMPLEMENTATIONS : DESIGN OPTIMISATION AND HIGH LEVEL MODELLING _____	961
<i>S. Chandrasekaran, A. Amira</i>	
AN FPGA-BASED DYNAMICALLY RECONFIGURABLE PLATFORM: FROM CONCEPT TO REALIZATION _____	963
<i>M. Majer</i>	
A FRAMEWORK FOR A DYNAMICALLY RECONFIGURABLE SYSTEM IN A PARALLEL MULTI-TASKING ENVIRONMENT _____	965
<i>P.W. Chun, L. Kirischian</i>	
Author Index _____	969