



Proceedings

**2006 IEEE International Workshop on
Memory Technology, Design, and Testing**

**2-4 August 2006
Taipei, Taiwan**



2006 IEEE International Workshop on Memory Technology, Design, and Testing

Foreword.....	viii
Organizing Committee	ix
Program Committee.....	x
Reviewers	xi

Reception Talk

DRAM Industry Trend.....	xii
<i>Pei-Lin Pai</i>	

Keynote Speech 1

Roadmap of the Flash Memory.....	xiii
<i>Riichiro Shirota</i>	

Keynote Speech 2

Non-volatile Semiconductor Memory Technology in Nanotech Era	xiv
<i>Chih-Yuan Lu</i>	

Invited Talk 1

Future Prospective of Programmable Logic Non-volatile Device.....	xv
<i>Charles Hsu</i>	

Invited Talk 2

SRAM Design Techniques for Sub-nano CMOS Technology	xvi
<i>Jordan Lai</i>	

Invited Talk 3

New on-Chip DFT and ATE Features for Efficient Embedded Memory Test.....	xvii
<i>Peter Muhmenthaler</i>	

Embedded Tutorial

High-Quality Memory Test.....	xviii
<i>Mohamed Azimane</i>	

Session T1: Memory Diagnosis & Repair

Fault-Pattern Oriented Defect Diagnosis for Flash Memory	3
<i>Mu-Hsien Hsu, Yu-Tsao Hsing, Jen-Chieh Yeh, and Cheng-Wen Wu</i>	
A March-Based Algorithm for Location and Full Diagnosis of All Unlinked Static Faults	9
<i>T.A. Gyonjyan, G. Harutunyan, and V.A. Vardanian</i>	
Improved Representatives for Unrepairability Judging and Economic Repair Solutions of Memories	15
<i>Hsing-Chung Liang and Le-Quen Tzeng</i>	

Session T2: Memory Device & Organization

A New 1T DRAM Cell With Enhanced Floating Body Effect	23
<i>Jyi-Tsong Lin and Mike Chang</i>	
FlexiVia – ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment.....	28
<i>Ding-Ming Kwai, Yung-Fa Chou, Meng-Fan Chang, Su-Meng Yang, Ding-Sheng Chen, Min-Chung Hsu, Yu-Zhen Liao, Shiao-Yi Lin, Yu-Ling Sung, Chia-Hsin Lee, and Hsin-Kun Hsu</i>	
Novel Memory Organization and Circuit Designs for Efficient Data Access in Applications of 3D Graphics and Multimedia Coding.....	34
<i>Shen-Fu Hsiao, Yo-Chi Chen, Ming-Yu Tsai, and Tze-Chong Cheng</i>	

Session V2: Memory Design and Testing (Invited)

MRAM Write Error Categorization with QCKBD.....	43
<i>Yuui Shimizu, Hisanori Aikawa, Keiji Hosotani, Naoharu Shimomura, Tadashi Kai, Yoshihiro Ueda, Yoshiaki Asao, Yoshihisa Iwata, Kenji Tsuchida, Sumio Ikegawa, and Hiroaki Yoda</i>	
DDR2 DRAM Output Timing Optimization	49
<i>Joerg Vollrath, Juerg Schwizer, Marcin Gnat, Ralf Schneider, and Bret Johnson</i>	
Dynamic Data Stability in SRAM Cells and Its Implications on Data Stability Tests.....	55
<i>M. Sharifkhani, S. M. Jahinuzzaman, and M. Sachdev</i>	

Session T3: Flash & SRAM Characterization

SRAM Cell Current in Low Leakage Design	65
<i>Ding-Ming Kwai, Ching-Hua Hsiao, Chung-Ping Kuo, Chi-Hsien Chuang, Min-Chung Hsu, Yi-Chun Chen, Yu-Ling Sung, Hsien-Yu Pan, Chia-Hsin Lee, Meng-Fan Chang, and Yung-Fa Chou</i>	
On the Combined Impact of Soft and Medium Gate Oxide Breakdown and Process Variability on the Parametric Figures of SRAM Components	71
<i>Hua Wang, Miguel Miranda, Francky Catthoor, and Wim Dehaene</i>	
Detailed Comparisons of Program, Erase and Data Retention Characteristics between P+- and N+-Poly SONOS NAND Flash Memory	77
<i>Victor Chao-Wei Kuo, Chih-Ming Chao, Chih-Kai Kang, Li-Wei Liu, Tzung-Bin Huang, Liang-Tai Kuo, Shi-Hsien Chen, Houng-Chi Wei, Hann-Ping Hwang, and Saysamone Pittikoun</i>	
Comparison of Electrical and Reliability Characteristics of Different Tunnel Oxides in SONOS Flash Memory	80
<i>Jia-Lin Wu, Hua-Ching Chien, Chien-Wei Liao, Cheng-Yen Wu, Chih-Yuan Lee, Houng-Chi Wei, Shih-Hsien Chen, Hann-Ping Hwang, Saysamone Pittikoun, Travis Cho, and Chin-Hsing Kao</i>	
Author Index	85