

Proceedings

2006 IEEE International Conference on Field Programmable Technology

December 13–15, 2006
Bangkok, Thailand



Organized by Mahanakorn University of Technology, Thailand.

Sponsors:

IEEE, Thailand Section
IEEE Circuits and Systems Society, Thailand Chapter
IEEE Circuits and Systems Society Singapore Chapter
National Electronics and Computer Technology Center, Thailand

Industrial Sponsors:

Altera, Corp.
Celoxica, Ltd.
Synplicity, Inc.
Xilinx, Inc.

TABLE OF CONTENTS

Message from the General Chair	iii
Message from the Technical Program Chairs	iv
Organizing Committee	v
Technical Program Committee	vi
Additional Reviewers	vii
Keynote Talks	viii
Author Index	389

1: Architecture I

Enhancing the Area-Efficiency of FPGAs with Hard Circuits Using Shadow Clusters	1
<i>Peter Jamieson, Jonathan Rose</i>	
Granularity Aspects for the Design of Multi-Level Reconfigurable Architectures	9
<i>Sebastian Lange, Martin Middendorf</i>	
Evaluation of Granularity on Threshold Voltage Control in Flex Power FPGA	17
<i>Masakazu Hioki, Takashi Kawanami, Toshiyuki Tsutsumi, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike</i>	

2: Applications I

Robust and Real-Time Automatic Target Recognition Using Partial Hausdorff Distance Measure on Reconfigurable Hardware	25
<i>Jinbo Xu, Yong Dou</i>	
Inversion-Based Hardware Gaussian Random Number Generator: A Case Study of Function Evaluation via Hierarchical Segmentation	33
<i>Dong-U Lee, Ray C.C. Cheung, John D. Villasenor, Wayne Luk</i>	
Seed-Based Genomic Sequence Comparison Using a FPGA/FLASH Accelerator	41
<i>Dominique Lavenier, Xinchun Liu, Gilles Georges</i>	
An FPGA Implementation of the Simplex Algorithm	49
<i>Samuel Bayliss, Christos-S. Bouganis, George A. Constantinides, Wayne Luk</i>	

3: Tools I

On-Line Scheduling of Real-Time Tasks for Reconfigurable Computing System	57
<i>Xue-Gong Zhou, Ying Wang, Xun-Zhang Huang, Cheng-Lian Peng</i>	
Efficient Algorithm for Functional Scheduling in Hardware/Software Co-Design	65
<i>Jigang Wu, Thambipillai Srikanthan, Tao Jiao</i>	
Generating Hardware from OpenMP Programs	73
<i>Y.Y. Leow, C.Y. Ng, W.F. Wong</i>	

4: Architecture II

Reconfigurable FLUX Networks	81
<i>Stamatis Vassiliadis, Ioannis Sourdis</i>	
Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays	89
<i>Edmund Lee, Guy Lemieux, Shahriar Mirabbasi</i>	
Within-Die Delay Variability in 90nm FPGAs and Beyond	97
<i>Pete Sedcole, Peter Y.K. Cheung</i>	
A Highly Parameterizable Parallel Processor Array Architecture	105
<i>Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov, Jürgen Teich</i>	

5: Applications II

Optimizing the Critical Loop in the H.264/AVC CABAC Decoder	113
<i>Hendrik Eeckhaut, Mark Christiaens, Dirk Stroobandt, Vincent Nollet</i>	
Regular Expression Matching for Reconfigurable Packet Inspection	119
<i>João Bispo, Ioannis Sourdis, João M.P. Cardoso, Stamatis Vassiliadis</i>	

Automated Design Space Exploration of FPGA-Based FFT Architectures Based on Area and Power Estimation	127
<i>M.A. Sánchez, M. Garrido, M. López Vallejo, C. López-Barrio</i>	
Sigma-Delta Based Clock Recovery Using On-Chip PLL in FPGA	135
<i>Ning Ge, Yuyu Liu, Huazhong Yang, Hui Wang</i>	

6: Memory

A Hardware Cache <i>memcpy</i> Accelerator	141
<i>Stephan Wong, Filipa Duarte, Stamatis Vassiliadis</i>	
A Novel Memory Architecture for Elliptic Curve Cryptography with Parallel Modular Multipliers	149
<i>Ralf Laue, Sorin A. Huss</i>	
Memory Support Design for LU Decomposition on the Starbridge Hyper-Computer	157
<i>Seth Young, Arvind Sudarsanam, Aravind Dasu, Thomas Hauser</i>	

7: Applications III

FPGA-Based MSB-First Bit-Serial Variable Block Size Motion Estimation Processor	165
<i>Brian M.H. Li, Philip H.W. Leong</i>	
FPGA Accelerated Tate Pairing Based Cryptosystems Over Binary Fields	173
<i>Chang Shu, Soonhak Kwon, Kris Gaj</i>	
A Comparison of 2-D Discrete Wavelet Transform Computation Schedules on FPGAs	181
<i>Maria Angelopoulou, Konstantinos Masselos, Peter Y.K. Cheung, Yiannis Andreopoulos</i>	

8: Tools II

Perturber: Semi-Synthetic Circuit Generation Using Ancestor Control for Testing Incremental Place and Route	189
<i>David Grant, Guy Lemieux</i>	
Multithreaded Virtual-Memory-Enabled Reconfigurable Hardware Accelerators	197
<i>Miljan Vuletić, Paolo Ienne, Christopher Claus, Walter Stechele</i>	
FPGA Core Watermarking Based on Power Signature Analysis	205
<i>Daniel Ziener, Jürgen Teich</i>	

9: Applications IV

FPGA Acceleration of the Tate Pairing in Characteristic 2	213
<i>Robert Ronan, Colm Ó hÉigeartaigh, Colin Murphy, Michael Scott, Tim Kerins</i>	
FADES: A Fault Emulation Tool for Fast Dependability Assessment	221
<i>David de Andrés, Juan Carlos Ruiz, Daniel Gil, Pedro Gil</i>	
An Adaptive Frequency Control Method Using Thermal Feedback for Reconfigurable Hardware Applications	229
<i>Phillip H. Jones, Young H. Cho, John W. Lockwood</i>	

Poster Session I

FPGA Implementation of a Fuzzy Controller for Automobile DC-DC Converters	237
<i>Jacobo Alvarez, Alfonso Lago, Andres Nogueiras, Carlos Martinez-Peñalver, Jorge Marcos, Jesus Doval, Oscar Lopez</i>	
An Adaptive and Predictive Architecture for Parameterised PIV Algorithms	241
<i>Nathalie Bochart, Alain Aubert, Virginie Fresse</i>	
A Real Time Programmable Encoder for Low Density Parity Check Code Targeting a Reconfigurable Instruction Cell Architecture	245
<i>Zahid Khan, Tughrul Arslan</i>	
Summarizing a Time-Sensitive Control-Flow Checking Monitoring for Multitask Systems-On-Chip	249
<i>Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama</i>	
Activity-Based Power Estimation and Characterization of DSP and Multiplier Blocks in FPGAs ...	253
<i>Nathalie Chan King Choy, Steven J.E. Wilton</i>	

Implementation of a Real-Time Multiple Input Multiple Output Channel Estimator on the Smart Antenna Software Radio Test System Platform Using the Xilinx Virtex 2 Pro Field Programmable Gate Array	257
<i>Peter J. Green, Desmond P. Taylor</i>	
Efficient Management of Custom Instructions for Run-Time Reconfigurable Instruction Set Processors	261
<i>Siew-Kei Lam, Bharathi N. Krishnan, Thambipillai Srikanthan</i>	
FPGA Implementation for an Iris Biometric Processor	265
<i>Judith Liu-Jimenez, Raul Sanchez-Reillo, Almudena Lindoso, Oscar Miguel-Hurtado</i>	
FPGA Implementation of Tabu Search for the Quadratic Assignment Problem	269
<i>Shin'ichi Wakabayashi, Yoshihiro Kimura, Shinobu Nagayama</i>	

Poster Session II

Minimizing Peak Power for Application Chains on Architectures with Partial Dynamic Reconfiguration	273
<i>Sudarshan Banerjee, Elaheh Bozorgzadeh, Juanjo Noguera, Nikil Dutt</i>	
Hardware Join Java: A Unified Hardware/Software Language for Dynamic Partial Runtime Reconfigurable Computing Applications	277
<i>David Kearney, John Hopf</i>	
An FPGA Based Generic Prototyping Platform Employed in a CMOS Laser Doppler Blood Flow Camera	281
<i>Yiqun Zhu, Barrie R. Hayes-Gill, Steve P. Morgan, Hoang C. Nguyen</i>	
An Adaptive Viterbi Decoder on the Dynamically Reconfigurable Processor	285
<i>Shohei Abe, Yohei Hasegawa, Takao Toi, Takeshi Inuo, Hideharu Amano</i>	
PowerBit — Power Aware Arithmetic Bit-Width Optimization	289
<i>Altaf Abdul Gaffar, Jonathan A. Clarke, George A. Constantinides</i>	
Combining Hardware Reconfiguration and Adaptive Computation for a Novel SoC Design Methodology	293
<i>Vincenzo Rana, Marco D. Santambrogio, Seda Ogrenci Memik, Donatella Sciuto</i>	
Hardware Channel Model for Ultra Wideband Systems	297
<i>Wen-Chih Kan, Gerald E. Sobelman</i>	
A Leakage Aware Design Methodology for Power-Gated Programmable Architectures	301
<i>Narayan Subramanian, Rajarshee Bharadwaj, Dinesh Bhatia</i>	
A C Compiler for Implementing FPGA Based Bit-Serial DSP Systems	305
<i>Dan Cyca, Laurence E. Turner</i>	

Poster Session III

Performance Evaluations of ReconfigME	309
<i>Grant Wigley, David Kearney</i>	
Power Estimation of a LUT-Based MPGA	313
<i>Francisco-Javier Veredas, Hans-Joerg Pflaederer</i>	
An FPGA-Based Floating-Point Processor Array Supporting a High-Precision Dot Product	317
<i>Fritz Mayer-Lindenberg, Valerij Beller</i>	
Communications Infrastructure Generation for Modular FPGA Reconfiguration	321
<i>Shannon Koh, Oliver Diessel</i>	
Fuzzy Modular Multiplication Architecture and Low Complexity IPR-Protection for FPGA Technology	325
<i>A. Hanoun, W. Adi, Fritz Mayer-Lindenberg, B. Soudan</i>	
Optimal Set of Body Bias Voltages for an FPGA with Field-Programmable V_{th} Components	329
<i>Takashi Kawanami, Masakazu Hioki, Yohei Matsumoto, Toshiyuki Tsutsumi, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike</i>	
The Cost of Data Dependence in Motion Vector Estimation for Reconfigurable Platforms	333
<i>Su-Shin Ang, George A. Constantinides, Wayne Luk, Peter Y.K. Cheung</i>	
Comparing Floating-Point and Logarithmic Number Representations for Reconfigurable Acceleration	337
<i>Haohuan Fu, Oskar Mencer, Wayne Luk</i>	
Dynamically Reconfigurable Protocol Transducer	341
<i>Shota Watanabe, Yuji Ishikawa, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita</i>	