


13<sup>TH</sup> IEEE INTERNATIONAL SYMPOSIUM ON  
**ASYNCHRONOUS CIRCUITS  
and SYSTEMS**

**ASYNC 2007**

**12-14 March 2007**  
**Berkeley, California**

**Thank you to our Sponsors**



**Silistix**



**Los Alamitos, California**  
**Washington • Tokyo**



**13<sup>TH</sup> IEEE INTERNATIONAL SYMPOSIUM ON  
ASYNCHRONOUS CIRCUITS and SYSTEMS**

**ASYNC 2007**

## **Table of Contents**

<b>Message from the Chairs .....</b>	<b>viii</b>
<b>Committees .....</b>	<b>x</b>
<b>Additional Reviewers .....</b>	<b>xi</b>

### **Invited Talk 1**

*Chair: Ivan Sutherland*

Signaling with Conserved Quantities: Two Realizations in CMOS and Superconducting Flux Quantum Logic.....	xiii
James T. Kajiya, Microsoft Research	

### **Invited Talk 2**

*Chair: Jan Rabaey*

Thinking Outside the Box in Geometry and Art.....	xiv
Carlo H. Sequin, University of California, Berkeley	

### **Invited Talk 3**

*Chair: Ivan Sutherland*

Too Many Robots, Too Little Time .....	xv
Steve Jacobsen, Sarcos, Inc.	

### **Invited Talk 4**

*Chair: Jan Rabaey*

Statistical Variations Are Inevitable – Can We Cope With Them? .....	xvi
Kevin Nowka, IBM Austin Research Laboratory	

## **Session 1: High-Speed Links and Signaling**

*Chair: John Poulton*

High Rate Wave-Pipelined Asynchronous on Chip Bit-Serial Data Link.....	3
Rostislav (Reuven) Dobkin, Yevgeny Perelman, Tuvia Liran, Ran Ginosar, and Avinoam Kolodny	

Notes on Pulse Signaling.....	15
Jo Ebergen, Steve Furber, Arash Saifhashemi, Naela Nissar, and Alex Chow	

A Jitter Attenuating Timing Chain .....	25
Suwen Yang, Mark R. Greenstreet, and Jihong Ren	

## **Session 2: Asynchronous Applications**

*Chair: Jose Tierno*

The Vortex: A Superscalar Asynchronous Processor.....	39
<i>Andrew Lines</i>	
Design of a High-Speed Asynchronous Turbo Decoder .....	49
<i>Pankaj Golani, Georgios D. Dimou, Mallika Prakash, and Peter A. Beerel</i>	
Asynchronous On-Chip Communication: Explorations on the Intel® PXA27x Processor Peripheral Bus .....	60
<i>Andrew M. Scott, Mark E. Schuelein, Marly Roncken, Jin-Jer Hwan, John Bainbridge, John R. Mawer, David L. Jackson, and Andrew Bardsley</i>	

## **Session 3: Verification**

*Chair: Michael Theobald*

Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip .....	73
<i>Gwen Salaün, Wendelin Serwe, Yvain Thonnart, and Pascal Vivet</i>	
Gate-Level Modelling and Verification of Asynchronous Circuits Using CSP <sub>M</sub> and FDR.....	83
<i>Mark B. Josephs</i>	

## **Session 4: Novel Circuits**

*Chair: Ran Ginosar*

The Design of a Genetic Muller C-Element .....	95
<i>Nam-Phuong D. Nguyen, Hiroyuki Kuwahara, Chris J. Myers, and James P. Keener</i>	
Delay/Phase Regeneration Circuits .....	105
<i>Crescenzo D'Alessandro, Andrey Mokhov, Alex Bystrov, and Alex Yakovlev</i>	

## **Session 5: Synthesis**

*Chair: Alex Kondratyev*

Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis.....	117
<i>Tiberiu Chelcea, Girish Venkataramani, and Seth C. Goldstein</i>	
A Cycle-Based Decomposition Method for Burst-Mode Asynchronous Controllers.....	129
<i>Melinda Y. Agyekum and Steven M. Nowick</i>	

## **Session 6: Test and Measurement**

*Chair: Ken Stevens*

A Configurable Asynchronous Pseudorandom Bit Sequence Generator .....	143
<i>Alex Chow, William S. Coates, and David Hopkins</i>	
On Chip Samplers for Test and Debug of Asynchronous Circuits .....	153
<i>Frankie Liu, Ron Ho, Robert Drost, and Scott Fairbanks</i>	
A High-Resolution Flash Time-to-Digital Converter Taking into Account Process Variability.....	163
<i>Nikolaos Minas, David Kinniment, Keith Heron, and Gordon Russell</i>	

## **Session 7: Interfaces**

*Chair: Charles Dike*

Demystifying Data-Driven and Pausible Clocking Schemes.....	175
<i>Robert Mullins and Simon Moore</i>	
Efficient Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication .....	186
<i>Amitava Mitra, William F. McLaughlin, and Steven M. Nowick</i>	
Low Latency Clock Domain Transfer for Simultaneously Mesochronous, Plesiochronous and Heterochronous Interfaces.....	196
<i>Wade L. Williams, Philip E. Madrid, and Scott C. Johnson</i>	
<b>Author Index.....</b>	<b>205</b>