

Proceedings

# **NOCS 2007**

**First International Symposium  
on Networks-on-Chips**

**Princeton, New Jersey  
7-9 May 2007**

# **NOCS 2007**

## **First International Symposium on Networks-on-Chips**

### **Table of Contents**

---

Message from the General and Program Chairs .....	ix
Committees .....	x

---

### **Tutorial: Networks on Chips**

Network Layer Protocols and Performance Analysis  
*Axel Jantsch*  
*KTH, Sweden*

Power, Energy and Reliability Issues in NoC  
*Radu Marculescu*  
*CMU*

Tooling, OS Services and Middleware  
*Luca Benini*  
*U. Bologna, Italy*

### **Keynote 1**

Enabling Technology for On-Chip Interconnection Networks ..... 3  
*Bill Dally*  
*Bell Professor and Chair of CS, Stanford University*

### **Session 1: NoC Design Case Studies**

Implementation and Evaluation of a Dynamically Routed Processor Operand Network..... 7  
*Paul Gratz, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar,*  
*Robert McDonald, Stephen W. Keckler, and Doug Burger*

On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus ..... 18  
*Thomas William Ainsworth and Timothy Mark Pinkston*

Solutions for Real Chip Implementation Issues of NoC and Their Application  
to Memory-Centric NoC ..... 30  
*Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seung-Jin Lee, and Hoi-Jun Yoo*

Architecture of the Scalable Communications Core ..... 40  
*Jeff Hoffman, David Arditti Ilitzky, Anthony Chun, and Aliaksei Chapyzenka*

## **Session 2: Technology and Circuit Techniques**

On the Design of a Photonic Network-on-Chip .....	53
<i>Assaf Shacham, Keren Bergman, and Luca P. Carloni</i>	
NoC Communication Strategies Using Time-to-Digital Conversion .....	65
<i>Crescenzo D'Alessandro, Nikolaos Minas, Keith Heron, David Kinniment, and Alex Yakovlev</i>	
A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs.....	75
<i>Shuming Chen and Xiangyuan Liu</i>	
Bi-synchronous FIFO for Synchronous Circuit Communication Well Suited for Network- on-Chip in GALS Architectures .....	83
<i>Ivan Miro Panades and Alain Greiner</i>	

## **Session 3: System Architecture, Verification and Debug**

Transaction-Based Communication-Centric Debug.....	95
<i>Kees Goossens, Bart Vermeulen, Remco van Steeden, and Martijn Bennebroek</i>	
The Impact of Higher Communication Layers on NoC Supported MP-SoCs .....	107
<i>T. Marescaux, E. Brockmeyer, and H. Corporaal</i>	
The Power of Priority: NoC Based Distributed Cache Coherency.....	117
<i>Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginosar, and Avinoam Kolodny</i>	
A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study .....	127
<i>Dominique Borrione, Amr Helmy, Laurence Pierre, and Julien Schmaltz</i>	
Access Regulation to Hot-Modules in Wormhole NoCs .....	137
<i>Isask'har Walter, Israel Cidon, Ran Ginosar, and Avinoam Kolodny</i>	

## **Keynote 2**

Design Technologies for Networks on Chips .....	149
<i>Giovanni De Micheli</i> <i>EPFL</i>	

## **Session 4: Routing and Topology**

Approaching Ideal NoC Latency with Pre-configured Routes .....	153
<i>George Michelogiannakis, Dionisios Pnevmatikatos, and Manolis Katevenis</i>	
A Power and Energy Exploration of Network-on-Chip Architectures .....	163
<i>Arnab Banerjee, Robert Mullins, and Simon Moore</i>	
A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing.....	173
<i>Terrence S. T. Mak, Pete Sedcole, Peter Y. K. Cheung, Wayne Luk, and K. P. Lam</i>	
Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips.....	183
<i>J. Flich, A. Mejia, P. López, and J. Duato</i>	

A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing.....	195
<i>S. Bourduas and Z. Zilic</i>	

## **Panel Session**

Towards Open Network-on-Chip Benchmarks.....	205
<i>Cristian Grecu, Andr� Ivanov, Partha Pande, Axel Jantsch, Erno Salminen, Umit Ogras, and Radu Marculescu</i>	

## **Poster Session**

An Analytical Approach for Dimensioning Mixed Traffic Networks.....	215
<i>Per Badlund and Axel Jantsch</i>	
Implementation of a Design-for-Test Architecture for Asynchronous Networks-on-Chip .....	216
<i>Xuan-Tu Tran, Jean Durupt, Yvain Thonnart, Fran�ois Bertrand, Vincent Berouille, and Chantal Robach</i>	
A Study of NoC Exit Strategies .....	217
<i>Mikael Millberg and Axel Jantsch</i>	
QNoC Asynchronous Router with Dynamic Virtual Channel Allocation.....	218
<i>Rostislav (Reuven) Dobkin, Ran Ginosar, and Israel Cidon</i>	
Reducing Interconnect Cost in NoC through Serialized Asynchronous Links.....	219
<i>Simon Ogg, Enrico Valli, Crescenzo D'Alessandro, Alex Yakovlev, Bashir Al-Hashimi, and Luca Benini</i>	
Thermal Impacts on NoC Interconnects .....	220
<i>Sheng Xu, Ibis Benito, and Wayne Burlison</i>	

## **Session 5: Reconfigurable NoCs**

NOC-Centric Security of Reconfigurable SoC .....	223
<i>Jean-Philippe Digu�t, Samuel Evain, Romain Vaslin, Guy Gogniat, and Emmanuel Juin</i>	
Trade-Offs in the Configuration of a Network on Chip for Multiple Use-Cases.....	233
<i>Andreas Hansson and Kees Goossens</i>	
Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances .....	243
<i>Zied Marrakchi, Hayder Mrabet, Christian Masson, and Habib Mehrez</i>	
NoC-Based FPGA: Architecture and Routing.....	253
<i>Roman Gindin, Israel Cidon, and Idit Keidar</i>	

## **Dinner Speaker**

Reflections on 10 Years as a Commercial On-Chip Interconnect Provider .....	265
<i>Drew Wingard CTO, Sonics, Inc.</i>	

## **Keynote 3**

NoC: Network or Chip? .....	269
<i>Israel Cidon</i>	
<i>Tark Professor and Dean of Electrical Engineering Department, Technion, Israel</i>	
<i>Institute of Technology</i>	

## **Session 6: CAD and Methodology for NoCs**

NoC Design and Implementation in 65nm Technology .....	273
<i>Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali,</i>	
<i>Luigi Raffo, Giovanni De Micheli, and Luca Benini</i>	
Implications of Rent's Rule for NoC Design and Its Fault-Tolerance .....	283
<i>Daniel Greenfield, Arnab Banerjee, Jeong-Gun Lee, and Simon Moore</i>	
ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC .....	295
<i>Cedric Koch-Hofer, Marc Renaudin, Yvain Thonnart, and Pascal Vivet</i>	

## **Session 7: NoC Mapping and Simulation**

Implementing DSP Algorithms with On-Chip Networks .....	307
<i>Xiang Wu, Tamer Ragheb, Adnan Aziz, and Yehia Massoud</i>	
A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network.....	317
<i>Wein-Tsung Shen, Chih-Hao Chao, Yu-Kuang Lien, and An-Yeu (Andy) Wu</i>	
Fast, Accurate and Detailed NoC Simulations .....	323
<i>Pascal T. Wolkotte, Philip K. F. Hölzenspies, and Gerard J. M. Smit</i>	
Author Index .....	333