12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006)

Grenoble, France 13-15 March 2006



IEEE Catalog Number: ISBN.

PR2498

0-7695-2498-2

Table of Contents

12th IEEE International Symposium on Asynchronous Circuits and Systems—ASYNC 2006

Message from the Chairs	viii
Committees	х
Invited Talk 1	
Chair: Steve Furber	
Asynchronous Design: An Enabler for Flexible Microelectronics	xii
Session 1: Interfacing and Synchronization Chair: Paolo Ienne	
Measuring Deep Metastability	2
A Level-Crossing Flash Asynchronous Analog-to-Digital Converter Filipp Akopyan, Rajit Manohar, and Alyssa B. Apsel	12
An Asynchronous High-Throughput Control Circuit for Proximity Communication Jo Ebergen, Alex Chow, Bill Coates, Justin Schauer, and David Hopkins	23
Session 2: Fault-Tolerance and Testing Chair: Marly Roncken	
Self-Healing Asynchronous Arrays Song Peng and Rajit Manohar	34
Low-Overhead Testing of Delay Faults in High-Speed Asynchronous Pipelines Gennette Gill, Ankur Agiwal, Montek Singh, Feng Shi, and Yiorgos Makris	46
A Transistor-Level Test Strategy for C ² MOS MOUSETRAP Asynchronous Pipelines	57
Session 3: Novel Architectures and Design Practices Chair: Erik Brunvand	
A Novel Design Method for Asynchronous Bundled-data Transfer Circuits Considering Characteristics of Delay Variations Masasahi Imai and Takashi Nanya	68
An Ultra-Low Energy Asynchronous Processor for Wireless Sensor Networks Luca Necchi, Luciano Lavagno, Davide Pandini, and Laura Vanzago	78
AsyncRFID: Fully Asynchronous Contactless Systems, Providing High Data Rates, Low Power and Dynamic Adaptation Damien Caucheteux, Edith Beigné, Marc Renaudin, and Elisabeth Crochon	86

Invited Talk 2 Chair: Jens Sparsø ATRS: An Alternative Roadmap for Semiconductors, Technology Evolution and Impacts on System Architecture Jean-Pierre Schoellkopf, STMicroelectronics **Session 4: Interconnect and Communcations** Chair: Takashi Nanya Surfing Interconnect Mark R. Greenstreet and Jihong Ren Multiple-Rail Phase-Encoding for NoC Crescenzo D'Alessandro, Delong Shang, Alex Bystrov, Alex Yakovlev, and Oleg Maevsky Fast Asynchronous Shift Register for Bit-Serial Communication 117 Rostislav (Reuven) Dobkin, Ran Ginosar, and Avinoam Kolodny **Session 5: Synthesis** Chair: Tomohiro Yoneda Optimal Technology Mapping and Cell Merger for Asynchronous Threshold Networks ______ 128 Cheoljoo Jeong and Steven M. Nowick Synthesising Heterogeneously Encoded Systems 138 W.B. Toms, D.A. Edwards, and A Bardsley **Invited Talk 3** Chair: Alex Yakovlev Asynchronous Architectures for Nanometer Scales xiv Ferdinand Peper, National Institute of Information and Communications Technology **Session 6: Design and Architectures for GALS** Chair: Doug Edwards GALS at ETH Zurich: Success or Failure? ______150 Frank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, and Wolfgang Fichtner _____160 Interface Design for Rationally Clocked GALS Systems Joycee Mekie, Supratik Chakraborty, Girish Venkataramani,

P.S. Thiagarajan, and D.K. Sharma

Edith Beigné and Pascal Vivet

Session 7: Slack Matching Chair: Mark Josephs

Author Index	205
Slack Matching Quasi Delay-Insensitive Circuits Piyush Prakash and Alain J. Martin	195
Slack Matching Asynchronous Designs Peter A. Beerel, Mike Davies, Andrew Lines, and Nam-Hoon Kim	184
Slack Matching Asynchronous Designs	1