

2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference

**Stresa, Italy
11-12 June 2007**



IEEE Catalog Number: 07CH37840
ISBN: 1-4244-0652-8

Table of Contents

Adaptive Metrology Sampling techniques enabling higher precision in variability detection and control.....	1
<i>Chandra Mouli, Michael J. Scott</i>	
Proximity correction of IC layouts using scanner fingerprints	7
<i>Christopher Cork, Laurent Depre, Jacek Tyminski</i>	
Moving Carefully Towards Model-based Layout Optimization and Checking	13
<i>Jason D. Hibbeler, Daniel N. Maynard</i>	
Reducing Time-to-Respond in a Modern Manufacturing Environment	18
<i>R. Van Roijen, C. Collins, J. Ayala, K. Barker, H. Boiselle, S. Catlett, K. Dezfulian, R. Logan, J. Maxson, R. Ramachandran, B. Rawlins, S. Ruegsegger, T. Rust, J. Shepard, R. Singh</i>	
Novel Process Control by Measurement of Silicon Lattice Damage	23
<i>Janet M. Towner, Raymond E. Lappan</i>	
Embedded Mechanical Stress Sensors for Advanced Process Control.....	28
<i>Moustafa Kasbari, Romain Delamare, Sylvain Blayac, Christian Rivero, Ola Bostrom, Roland Fortunier</i>	
Effective Process Equipment Defect Control Methodology	32
<i>Ali Boussetta, Andrew J. Cross</i>	
Test Structure and e-Beam Inspection Methodology for In-line Detection of (Non-visual) Missing Spacer Defects.....	37
<i>Oliver D. Patterson, Kevin Wu, Dan Mocuta, Kourosh Nafisi</i>	
Novel Technique to Identify Systematic and Random Defects during 65 nm and 45nm Process Development for Faster Yield Learning 45nm Process Development for Faster Yield Learning	43
<i>J. H. Yeh</i>	
Backside Wafer Damage Induced Wafer Front Side Defect and Yield Impact	47
<i>Neng-Cheng Wang, Hui-An Chang, Chung-I Chang, Tings Wang</i>	
Novel Method to Characterize Post Laser Anneal Surface Condition for 45nm Process Technology Node	50
<i>W-Y Teng, J-H Yeh</i>	
Accelerated 65nm Yield Ramp through Optimization of Inspection on Process-Design Sensitive Test Chips	58
<i>Sang Chong, Eric Ryng, Alexa Perry, Stephen Lam, Mary Ann St Lawrence, Andrew Stamper</i>	
A Cost Model Comparing the Economics of Reticle Requalification Methods in Advanced Wafer fabs.....	63
<i>Kaustuve Bhattacharyya, Doug Sutherland, Viral Hazari, Farzin Mirzaagha</i>	
In Line Electricalmonitor Of Plasma-Enhanced Silicon	68
<i>Shu-Hao Wu, Pierre Ives, Chin-Ming Han, Timothy ST Chang, Mi Jian, Xiafang Zhang, Steven Fu, Harvey Cheng</i>	
Infrared Reflectometry For Metrology Of Trenches In Power Devices	73
<i>C.A. Durán, A.A. Maznev, G.T. Merklin, A. Mazurenko, M. Gostein</i>	
Low-Temperature Deposition of Silicon Dioxide and Silicon Nitride for Dual Spacer Application	79
<i>Hood Chatham, Martin Moggaard, Helmuth Treichel</i>	
Managing Sunset & Closure of a Semiconductor Technology parallel to aggressive new process Ramp	82
<i>Sylvain Bouhnik</i>	
A new dispatching rule for optimizing machine utilization at a semiconductor test field.....	86
<i>Klaus Altendorfer</i>	
Novel Thermally-Stable Hafnium and Zirconium ALD Precursors	92
<i>Audrey Pinchart, Nicolas Blasco, Christophe Lachaud, Anthony Schleisman</i>	
Novel, Sem-Based Method For Wafer Inspection Recipe Optimization	93
<i>Andrew Stamper, Sang Chong, Kourosh Nafisi, Petra Feichtinger, WeeTeck Chia, David Randall, Aneesh Khullar</i>	

Table of Contents

Parallel Manufacturing Ramp of an SOI-based Microprocessor Chip	99
<i>Michael Liehr, Kevin J. Uram</i>	
Root Cause Analysis and Elimination of NPN E-B Leakage Yield Loss in a SiGe BiCMOS Technology	104
<i>Venkat Raghavan*, Belinda Ng, Ranbir Singh, Tan Boon Lay</i>	
Single Wafer Management:A solution for 300mm Prime & improved wafer storage quality.....	107
<i>Franz Zaugg, Heinz Ritzmann</i>	
Correlation of metallic contamination with gate disturb failure mechanism on EEPROM cell: data analysis and process robustness improvement for contamination free manufacturing	112
<i>Jean-Luc Baltzinger, Bruno Delahaye, Malamine Sanogo, Gaëlle Richou, Philippe Boissy, Francis Domart, Serge Delabrière, Anne Zinger, Jean-Luc Grolier</i>	
A Straightforward Approach to Introduce FDC-Methods for Wet-Process-Equipment.....	118
<i>Fritz Lindner, Petra Fischer, Susanne Macalka</i>	
Technology-Model-Product Parallel Design for High Performance and Rapid Time to Market 65nm Technology-Generation Microprocessors.....	122
<i>L.R. Logan, B.J. Greene, K. McStay, Q. Liang, M-H.Na, E.Nowak, S.-H. Ku, J. Friedrich, F.Clougherty, B. Dufrene, N. Zamdmmer, D. Chidambarrao, R. Williams, J. McCullen, D. Slusher, S. Springer, E. Crabbé, G. Freeman</i>	
Yield Aware Equipment Preventive Maintenance (PM) Optimization	127
<i>A. Inani, J. Kim, M. Liao, K. Shimazu, Y. Lin, S. Arthanari, B. Stine</i>	
Yield Modeling with Rule Ensembles	130
<i>Giovanni Seni, Edward Yang, Said Akar</i>	
Yield Optimization through Statistical Analysis of Recipe Changes.....	136
<i>Anthony Adamov, Vrunda Bhagwat, Ray Morgan, Gurgen Lachinian, David Muradian</i>	
Impact of Mobile Charge on Matching Sensitivity in SOI Analog Circuits	140
<i>M. Connell, M. Grady, P. Oldiges, D. Onsongo, M. Passaro, W. Rausch, P. Ronsheim, D. Siljenberg</i>	
Detection of a New Surface Killer Defect on Starting Si Material using Nomarski Principle of Differential Interference Contrast	144
<i>Chris Dennis, Rhonda Stanley, Steve Cui</i>	
Enabling Effective Yield Learning through Actual DFM-Closure at the SoC Level.....	149
<i>Davide Appello, Vincenzo Tancorre</i>	
Identification of Process Window Limiting Structures by Design-Based Defect Binning.....	154
<i>Jim Vaseka, Youval Nehmadib, Vicky Svidenkob, Rinat Shimshib</i>	
Impact of Silicon Surface Roughness on Device Performance and Novel Roughness Measurement Method.....	158
<i>Kazunori Nemoto, Kenji Watanabe, Toshiyuki Hayashi, Ken Tsugane, Yoichi Tamaki, Hideo Ota, Tomohiro Funakoshi</i>	
Implementation of Polycrystalline X-Ray Diffraction for Semiconductor Metrology.....	162
<i>P.W. DeHaven, M. Jeanneret</i>	
Importance of Qualification Management for Wafer fabs	167
<i>Carl Johnzén, Stéphane Dauzère-Pérès, Philippe Vialletelle, Claude Yugma</i>	
Immersion Lithography Ready for 45 nm Manufacturing and Beyond	171
<i>Soichi Owa, Katsushi Nakano, Hiroyuki Nagasaka, Tomoharu Fujiwara, Tomoyuki Matsuyama, Yasuhiro Ohmura, Holly Magoona</i>	
Challenges in Reusing Lithography Equipment for Multiple Generations.....	178
<i>Heather B. Banisaukas</i>	
Lateral Extenteded Drain Transistor Reliability Dependence on Lithography CD Variation	182
<i>M.Thomason, C. Belisle, C. A. Billman, B. Williams</i>	

Table of Contents

Selective Oxide (SelOx) Deposition as Unique Gap-Fill Solution for Shallow Trench Isolation	186
<i>H. M. Lindemann, J. Radecker, H.-P. Sperlich</i>	
Copper Metallization for Power Devices	192
<i>W. Robl, M. Melzl, B. Weidgans, R. Hofmann, M. Stecher</i>	
Cu Annealing Using Various Concentrations of Hydrogen in a Flexible Hot-Wall Thermal Processing Tool	196
<i>Michel Quaknine, Takeshi Ueda, Takashi Fukada, Igor J. malik, Woo Sik Yoo</i>	
Limitations of Analysis of Metal Impurities Analysis in High-k Film	201
<i>Ya-Ling Po*, Carol Lin, Shian-Shio Chen, Tings Wang</i>	
Thickness and Topography of Dielectric Dual-Sidewall Spacers on Metal Gate of DRAM Extracted by Spectroscopic Ellipsometry	204
<i>Jun-Wei Gong, Yeh-Chang Fang, Ta-Yung Wang, Jia-Rui Hu, Chung-I Chang, Tings Wang</i>	
Non-Contact SPV-based Method for Advanced Ion Implant Process Control	210
<i>Fabrizio Pennella, Pio Pianezza, Edward Tsidikovski, Gerard Krzych, Kenneth Steeples</i>	
Backside Detection of Photoresist Development Endpoint Using Surface Plasmon Resonance	215
<i>Tomi Ryynänen, Jukka Lekkala</i>	
A 300mm Semiconductor Manufacturing Foreign Material Reduction Initiative.....	220
<i>Christopher W. Long, Thomas Sienkiewicz</i>	
SEM ADC (Auto Defect Classification): How it improves the Cost of Ownership without Risk of Yield Loss	225
<i>Bernard Ho, Masayuki Inokuchi</i>	
Multivariate Statistical Control of Product Test Data and Yield	231
<i>Gerhard Spitzlsperger, Matthias Frick, Georg Leonardelli, Dieter Rathei</i>	
The Application and Use of an Automated Spatial Pattern Recognition (SPR) System in the Identification and Solving of Yield Issues in Semiconductor Manufacturing.....	234
<i>Andrew Drozda-Freeman; Mike McIntyre; Mike Retersdorf; and Christopher Wooten, - Advanced Micro</i>	
A Methodology for Measuring, Reporting, Navigating, and Analyzing Overall Equipment Productivity (OEP)	238
<i>Gokul R Chakravarthy, Paul N Keller, Benjamin R Wheeler, Susan Van Oss</i>	
Lowering Cost of Ownership through Predictive Maintenance	245
<i>Christopher Conley, Daniel D. Mootz</i>	
CMP Slurry Blending Process Optimization and Cost Improvements using Real-time Concentration Monitoring.....	252
<i>Carlo Dominic Aparece, Christopher Wacinski, Srinath Rajan</i>	
Software reliability qualification for semi-conductor manufacturing systems	258
<i>I.S.M. de Jong, R. Boumen, J.M. van de Mortel-Fronczak, J.E. Rooda</i>	
Yield Learning Methodology in Early Technology Development	265
<i>Xu Ouyang, David Riggs, Ishtiaq Ahsan, Oliver D. Patterson, Dallas M. Lea, Benjamin Ebersman, Katherine V. Hawkins, Keith Miller, Stephen Fox, James Rice</i>	
Zero defect manufacturing as a challenge for advanced failure analysis	273
<i>Uwe Gäßler, Ingo Österreicher, Peter Bosk, Christian Nowak</i>	
Reconstruction of the Failing Chips Per Wafer Distribution from Clustering Measurements	277
<i>Geoff O'Donoghue, Carlos Gomez Uribe</i>	
Product Yield Prediction System and Critical Area Database	283
<i>Thomas S. Barnett, Jeanne Bickford, Alan J. Weger</i>	

Table of Contents

Smallest Bit-Line Contact of 76nm pitch on NAND Flash Cell by using Reversal PR (Photo Resist) and SADP (Self-Align Double Patterning) Process	288
<i>Byungjoon Hwang, Jaehwang Shim, Jang-Ho Park, Kwangseok Lee, Sunghyun Kwon, Sang-Yong Park, Yoonmoon Park, Dong-Hwa Kwak, Jaekwan Park, Won-Seong Lee</i>	
Atomic Layer Deposition: An Enabling Technology for Microelectronic Device Manufacturing	291
<i>Fourmun Lee, Steve Marcus, Eric Shero, Glen Wilk, Johan Swerts, Jan Willem Maes, Tom Blomberg</i>	
Metal Hardmask Etch Residue Removal For Advanced Copper / Low-k Devices	298
<i>Hua Cui, Simon J Kirk, David Maloney</i>	
Nano-Scale Flash in the Mid-Decade	303
<i>Dick James</i>	
Scheduling for Backend Manufacturing with SPTB Heuristic.....	309
<i>Milind G. Mohile</i>	
High Fidelity Simulation Models for Accurate Equipment Performance Prediction	316
<i>Yeoh Hooi Yeam, Anwar Ali, Yeoh Ee Peng, Lam Wooi Fun, Sameer Mohideen</i>	
Balanced Machine Workload Dispatching Scheme for Wafer Fab.....	322
<i>Myoungsoo Ham, John W. Fowler</i>	
Qualification and Quantification of Speed Loss: Equipment Throughput Optimization by means of Speed Loss Analysis	328
<i>Jason Foster, Preston L. Beaumont, Asa Akers, John Matthews, Thomas Zarbock, Danny Yeo</i>	