

2007 International Symposium on VLSI Technology, Systems and Applications

**Hsinchu, Taiwan
23-25 April 2007**



**IEEE Catalog Number:
ISBN:**

**07TH8909
1-4244-0584-X**

Table of Contents

Semiconductor Productivity Challenges for the 21st Century	1
<i>Michael R. Polcari</i>	
Technology and Applications of BlueGene Supercomputer and Cell Broadband Engine	3
<i>Hiroki Nakano</i>	
Silicon Photonics	7
<i>R. Baets, P. Dumon, W. Bogaerts, G. Roelkens, J. Van Campenhout, D. Taillaert, J. Brouckaert, K. De Vos, J. Roels, S.K. Selvaraja, F. Van Laere, P. Bienstman, D. Van Thourhout</i>	
A Highly Reliable Multi-level and 2-bit/cell Operation of Wrapped-Select-Gate (WSG) SONOS Memory with Optimized ONO Thickness	10
<i>Woei-Cherng Wu, Tien-Sheng Chao, Wu-Chin Peng, Wen-Luh Yang, Jer-Chyi Wang, Jian-Hao Chen, Ming-Wen Ma, Chao-Sung Lai, Tsung-Yu Yang, Tzu-Ping Chen, Chien-Hung Chen, Chih-Hung Lin, Hwi-Huang Chen, and Joe Ko</i>	
The Effects of ONO thickness on Memory Characteristics in Nano-scale Charge Trapping Devices	12
<i>Moon Kyung Kima, SooDoo Chaeb, Chung Woo Kimb, Jooyeon Kimc and S. Tiwari</i>	
A Study on the Erase and Retention Mechanisms for MONOS, MANOS, and BE-SONOS Non-Volatile Memory Devices	14
<i>Sheng-Chih Lai, Hang-Ting Lue, Jung-Yu Hsieh, Ming-Jui Yang, Yan-Kai Chiou, Chia-Wei Wu, Tai-Bor Wu, Guang-Li Luo, Chao-Hsin Chien, Erh-Kun Lai, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu</i>	
A BE-SONOS (Bandgap Engineered SONOS) NAND for Post-Floating Gate Era Flash Memory	16
<i>Hang-Ting Lue, Szu-Yu Wang, Erh-Kun Lai, Kuang-Yeu Hsieh, Rich Liu, and Chih Yuan Lu</i>	
High-κ HfO₂/TiO₂/HfO₂ Multilayer Quantum Well Flash Memory Devices	18
<i>S. Maikapa, P. J. Tzeng, S. S. Tseng, T.-Y. Wang, C. H. Lin, H. Y. Lee, C. C. Wang, T. C. Tien, L. S. Lee, P. W. Li, J.-R. Yang and M.-J. Tsai</i>	
Novel SONOS-Type Nonvolatile Memory Device with Suitable Band Offset in HfAlO Charge-Trapping Layer	20
<i>Ping-Hung Tsai, Kuei-Shu Chang-Liao, Chu-Yung Liu, Tien-Ko Wang, P. J. Tzeng, L. S. Lee, and M. J. Tsai</i>	
Novel P-Poly Gate PNOS Device Featuring High 2nd-Bit Operation Window for Multi-bit/cell Flash Memory Applications	22
<i>Jau-Yi Wu, Ming-Chang Kuo, Chao-Lun Yu, Tzu-Hsuan Hsu, Ming-Hsiu Lee, Kuang-Yeu Hsieh, Rich Liu, and Chih-Yuan Lu</i>	
Dual-bit SONOS FinFET Non-Volatile Memory Cell and New Method of Charge Detection	24
<i>Alvaro Padilla and Tsu-Jae King Liu</i>	
SiGe/Si HBT Modeling for AMS/RF Applications	26
<i>M.T. Yang, Darryl C.W. Kuo, Alan K.L. Chang, C.W. Kuo, C.Y. Lee, G.J. Chern, Sally Liu, Denny D. Tang</i>	
A 50nm high-k Poly Silicon Gate Stack With A Buried SiGe Channel	30
<i>S.Jakschik, T.Hoffmann, H.-J. Cho, A.Veloso, R.Loo, S.Hyun, H.Sorada, A.Inoue, M.d.Potter, G.Eneman, S.Severi, P.Absil, S. Biesemans</i>	
Metal Inserted Poly-Si (MIPS) and FUSI dual metal (TaN and NiSi) CMOS integration	32
<i>R. Singanamalla, M. J. H. van Dal, M. Demand, D. Shamiryan, S. Beckx, P. Jaenen, S. Locorotondo, H. Yu, J. C. Hooker, S. Kubicek, K. de Meyer, S. Biesemans, C. Juffermans and R. J. P. Lander</i>	
Edge High-κ /Metal Gate n-MOSFETs Using Ultra Thin Capping Layers	34
<i>V. K. Paruchuri, V. Narayanan, B. P. Linder, S.L. Brown, Y. H. Kim, Y. Wang, P. Ronsheim, R. Jammy, T. C. Chen</i>	
BTI Reliability of Dual Metal Gate CMOSFETs with Hf-based High-k Gate Dielectrics	36
<i>J.C. Liao, Y.K. Fang, Y.T. Hou, C.L. Hung, P.F. Hsu, K.C. Lin, K.T. Huang, T.L. Lee, and M.S. Liang</i>	

Table of Contents

Line Width Dependent Mobility In High-K - A Comparative Performance Study Between FUSI and TiN.....	38
<i>L.Pantisano, L.Trojman, S.Severi, E.San Andres, C.Kerner, A.Veloso, I.Ferain, T.Hoffman, G.Groeseneken, S.De Gendt</i>	
Issues Associated With P-Type Band-Edge Effective Work Function Metal Electrodes: Fermilevel Pinning and Flatband Roll-off.....	40
<i>Chun Wen, Kisik Choi, C. S. Park, A.Prashant Majhi ,B.H. Rusty Harris, C.Hiro Niimi, D.Hong-Bae Park, Gennadi Bersuker, Patrick Lysaght, D. L. Kwong, S.C. Song E.Byoung Hun Lee and E.Raj Jammy</i>	
Degradation Mechanism Of Dielectric Properties Of Hfo2±X Due To Interaction Of Oxygen Composition And Strain	42
<i>K. Suzuki, Y. Ito, H. Ito and H. Miura</i>	
Higher Permittivity Rare Earth-Doped HfO2 and ZrO2 Dielectrics for Logic and Memory Applications	44
<i>S. Govindarajan, T. S. Böске, P. D. Kirsch, M. A. Quevedo-Lopez, P. Sivasubramani, S. C. Song, R. W. Wallace, B. E. Gnade, P.Y. Hung, Jimmy Price, U. Schröder, S. Ramanathan, B. H. Lee and R. Jammy</i>	
High Performance and High Reliability Dual Metal CMOS Gate Stacks Using Novel High-k Bi-layer Control Technique	46
<i>T. Ando, T. Hirano, K. Tai, S. Yamaguchi, K. Tanaka, I. Oshiyama, M. Nakata, K. Watanabe, R. Yamamoto, S. Kanda, Y. Tateshita, H. Wakabayashi, Y. Tagawa, M. Tsukamoto, H. Iwamoto, M. Saito, S. Toyoda, H. Kumigashira, M. Oshima, N. Nagashima, S. Kadom</i>	
SiGe Channel CMOSFETs Fabricated on (110) Surfaces with TaC/HfO2 Gate Stacks.....	48
<i>P. W. Liu, Y. H. Lin, W. T. Chiang, C. H. Tsai, L. W. Cheng, C. T. Tsai, and G. H. Ma</i>	
Reliability of ALD Hf-based High K Gate Stacks with Optimized Interfacial Layer and Pocket Implant Engineering	50
<i>A.Y. Mao, W.M. Lin, C.W. Yang, Y.S. Hsieh, L.W. Cheng, G.D. Lee, C.T. Tsai, S.S. Chung and G.H. Ma</i>	
Managing Bias-Temperature Instability for Product Reliability	52
<i>Yung-Huei Lee, William McMahan, Neal Mielke, Yin-Lung Ryan Lu, and Steve Walstra</i>	
Improved NBTI in SiN-Capped PMOSFETs with Ultra-thin HfO2 Buffer.....	54
<i>Ching-Sen Lu, Horng-Chih Lin, Ying-Hung Chen, and Tiao-Yuan Huang</i>	
RTS and 1/f Noise in Flash Memory	56
<i>Sing-Rong Li, Yin-Lung R. Lu, William McMahan, Yung-Huei Lee, and Neal Mielke</i>	
LVSMOS: an I/O-Cell-Friendly ESD and Latchup Robust Structure for CMOS Submicron Technologies with Compact Cell Design.....	58
<i>Shi-Tron Lin</i>	
Evaluation of S/D Resistance (RSD) and Strain Scalability by Mechanical-bending Approach	60
<i>Kehuey Wu, Chih-Sheng Chang, Hong-Nien Lin, and Wen-Chin Lee</i>	
A 3D Packaging Technology for High-Density Stacked DRAM metal layer.....	62
<i>Masaya Kawano</i>	
3-D Heterogeneous Electronics By Transfer Printing.....	64
<i>Christopher A. Bower, Etienne Menard, Joseph Carr and John A. Rogers</i>	
Monolithic 3D Integrated Circuits	66
<i>Simon Wong, Abbas El-Gamal, Peter Griffin, Yoshio Nishi, Fabian Pease, James Plummer</i>	
3D System Integration.....	70
<i>Armin Klumpp, Reinhard Merkel, Peter Ramm, Robert Wieland</i>	
3D Chip-to-Chip Stacking with Through Silicon Interconnects chip Packaging ITRI Focus: wafer bonding gap filling Solder ball Substrate Silicon Chip	72
<i>Wei-Chung Lo, Shu-Ming Chang, Yu-Hua Chen, Jeng-Dar Ko, Tzu-Ying Kuo, Hsiang-Hung Chang, Ying-Ching Shih</i>	

Table of Contents

Challenges for Lithography Scaling to 32nm and Below	74
<i>William H Arnold</i>	
Towards Universal Memories? Exploring The Potential Of Phase Change Materials	78
<i>Matthias Wuttig</i>	
Novel Strained CMOS Devices with STI Stress Buffer Layers.....	80
<i>Hung-Ming Chen, Jiunn-Ren Hwang, Yiming Li, and Fu-Liang Yang</i>	
Investigation of the Strained PMOS on (110) Substrate	82
<i>Chun-Jung Tang, Shih-Hian Huang, Tahui Wang, and Chih-Sheng Chang</i>	
Strain Effects of Si and SiGe Channel on (100) and (110) Si Surfaces for Advanced CMOS Applications	84
<i>W. T. Chiang, J. W. Pan, P. W. Liu, C. H. Tsai, C. T. Tsai, and G. H. Ma</i>	
A Strained N-channel Impact-ionization MOS (I-MOS) Transistor with Elevated Silicon-Carbon Source/Drain for Performance Enhancement.....	86
<i>Eng-Huat Toh, Grace Huiqi Wang, Guo-Qiang Lo, Siew-Fong Choy, Lap Chan, Ganesh Samudra, and Yee-Chia Yeo</i>	
Voltage Scaling: Key To Embedded Non-Volatile Memories In Advanced CMOS.....	88
<i>André Montree</i>	
A New Twin FlashTM Cell for 2 and 4 Bit Operation at 63nm Feature Size.....	90
<i>N. Nagel, T. Müller, M. Isler, V. Pissors, J.-U. Sachse, D. Manger, D. Caspary, S. Parascandola, D. Olligs, H. Boubekeur, F. Heinrichsdorff, L. Bach, V. Polei, J. Gupta, D. Pritchard, S. Riedel, M. Strassburg, J. Deppe, U. Bewersdorff-Sarlette, M. Verhoe</i>	
A Self-Aligned Contact Architecture with W-Gate for NOR Flash Technology Scaling	92
<i>A. Blosser, M. Wei, V. Bhachawat, M. Hineman, R. Koval, J. Gorman, D.Kau, J. Tewg, L. Wang, M. Hajra, P. Schroeder, B.J. Woo, A. Fazio</i>	
Low Programming Current Phase Change Memory Cell with Double GST Thermally Confined Structure	94
<i>Sheng Chao, Hong-Hui Hsu, Ming-Jung Chen, Yi-Chan Chen, Fred Chen, Chain-Ming Lee, Philip H. Yen, Chih-Wei Chen, Wen-Han Wang, Wei-Su Chen, Chenhsin Lien, Ming-Jer Kao, Ming-Jinn Tsai</i>	
Performances of GeSnSbTe Material for High-Speed Phase Change Memory	96
<i>Chain-Ming Lee, Der-Sheng Chao, Yi-Chan Chen, Ming-Jung Chen, Philip H. Yen, Chih-Wei Chen, Hong-Hui Hsu, Wen-Han Wang, Wei-Su Chen, Fred Chen, Tsai-Chu Hsiao, Ming-Jer Kao, Ming-Jinn Tsai</i>	
A 2-bit/cell, Maskless, Self-Aligned Resistance Memory with High Thermal Stability.....	98
<i>ChiaHua Ho, Ming-Daou Lee, Chen-Ling Pan, Erh-Kun Lai, Yeong-Der Yao, Kuang-Yeu Hsieh, Rich Liu, and Chih-Yuan Lu</i>	
90nm Phase Change Technology with Trench and Lance Cell Elements.....	100
<i>G. Atwood and R. Bez</i>	
Recent Advances in High Density Phase Change Memory (PRAM).....	102
<i>Daewon Ha and Kinam Kim</i>	
Phase-Change Memory Development Status	106
<i>Alejandro Schrotte, Hsiang-Lan Lunga, Thomas Happb, and Chung Lam</i>	
Highly Reliable SuperFlash® Embedded Memory Scaling for Low Power SoC.....	108
<i>Bomy Chen</i>	
Toggle MRAM: A highly-reliable Non-Volatile Memory	110
<i>M. Durlam, B. Craigo, M. DeHerrera, B.N. Engel, G. Grynkewich, B. Huang, J. Janesky, M. Martin, B. Martino, J. Salter, J.M. Slaughter, L. Wise, and S. Tehrani</i>	
The Future of Charge Trapping Memories.....	112
<i>T. Mikolajick, M. Specht N.Nagel, T.Mueller, S. Riedel, F. Beug, T.Melde and K.-H. Küsters</i>	

Table of Contents

High Mobility Channel Materials for Future CMOS	116
<i>Krishna C. Saraswat</i>	
Fabrication and Characterization of Poly-Si Nanowire Devices with Performance Enhancement Techniques	120
<i>Chun-Jung Su, Horng-Chih Lin, Hsien-Hung Tsai, Tiao-Yuan Huang, and Wei-Xin Ni</i>	
Inductor Design Optimization For Rf Application	122
<i>Yung-Huei Lee, Yin-Lung Ryan Lu, and William McMahon</i>	
WetFET - A Novel Fluidic Gate-Dielectric Transistor for Sensor Applications	124
<i>Donovan Lee, Xin Sun, Emmanuel Quevy, Roger T. Howe, and Tsu-Jae King Liu</i>	
Pentacene Organic Field Effect Transistors on Flexible Substrates With Polymer Dielectrics	126
<i>P. Tiwari, V. Ramgopal Rao, Huei Shaun Tan, E. B. Namdas, Subodh G Mhaisalkar</i>	
A novel 1T2UMTJ toggle MRAM with high read/write bandwidth interface	128
<i>M.C.Wang, J.R. Tsai, C.C. Hung, Y.S. Chen, C.P. Chang, C.S. Lin, C.C. Wang, K.L. Su, Y.J. Lee, D.Y. Wang, K.H. Shen, M.-J. Tsai, and M.J. Kao</i>	
Electron Mobility Enhancement in STRAINED-Germanium NMOSFETs and Impact of Strain Engineering in Ballistic Regime	130
<i>Y.-J. Yang, S. T. Chang, and C.W. Liua</i>	
Proposal of 3-Dimensional Independent Triple-Gate MOS Transistor with Dynamic Current Control	132
<i>Kiyoshi Okuyama, Koji Yoshikawa, and Hideo Sunami</i>	
New Aspects of Nano-meter Structures of Porous Low-k Films and Their Impacts on Cu/Low-k Processes for 65 nm and Beyond TEM Tells What?	134
<i>Shinichi Ogawa, Miyoko Shimada, Junichi Shimanuki, Yuji Otsuka, Yasuhide Inoue, and Hideki Hashimoto</i>	
Metrology and reliability of sub-45 nm Cu/ULK interconnects using multiline test structures	136
<i>C. Guedj, V. Arnal, C. Jayet, L. Arnaud</i>	
Enhanced Carrier Transport in Strained Bulk N-MOSFETs with Silicon-Carbon Source/Drain Stressors	139
<i>Kah-Wee Ang, King-Jien Chui, Chih-Hang Tung, Ganesh Samudra, N. Balasubramanian, and Yee-Chia Yeo.</i>	
Implementation of Robust Nickel Alloy Salicide Process for High-Performance 65nm SOI CMOS Manufacturing	141
<i>Jay Strane, David Brown, Christian Lavoie, Jun Suenaga, Bala Haran, Patrick Press, Paul Besser, Philip Flaitz, Michael Gribelyuk, Thorsten Kammler, Igor Peidous, Huajie Chen, Stephan Waidmann, Asa Frye, Patrick DeHaven, Anthony Domenicucci, Conal MurrayRan</i>	
Quantitative Evaluation Of Line Width Roughness-Effect On Mosfet Electrical Properties Using A Large Array Test Structure	143
<i>Akira Shibuya, Shigetaka Mori, Takanori Kusakabe, Yoshihisa Hiramatsu, Nobuyuki Matsuzawa, Atsuhiko Ando, Michihiro Kanno, Naoki Nagashima</i>	
Amorphization and Templated Recrystallization (ATR) Study for Hybrid Orientation Technology (HOT) using Direct Silicon Bond (DSB) Substrates	145
<i>Yao-Tsung Huang, Angelo Pinto, Chien-Ting Lin, Che-Hua Hsu, Manfred Ramin, Mike Seacrist, Mike Ries, Kenneth Matthews, BillyNguyen, Melissa Freeman, Bruce Wilks, Chuck Stager, Charlene Johnson, Laurie Denning, Joe Bennett, John Pilot, Sachin Joshi, Tung-Hsing Lee</i>	
To Analyze The Plasma Chambers Characteristics By 1/K Value Deduced From Rf Parameters Collected By Impedance Meter	147
<i>Kuo-Yen Chang and Keh-Chyang Leou</i>	
Barrier-metal-less interconnect with low-k organic film	149
<i>Nobuhide Maeda, Yoshio Takimoto, Yoshinori Sakamoto, Masahiro Tada, Michio Nakajima, and Keisuke Funatsu</i>	
A 45nm Low-Cost LSTP CMOS Technology with full NCS/dual-damascene Cu interconnects	151
<i>K.Sukegawa, M.Okuno, H.Ochimizu, M.Yamaji, M.Fukuda, Y.Sanbonsugi, H.Kudo, E.Yoshida, Y.Mizushima, T.Arita, T.Yamamoto, Y.Shimoda, M.Osawa, T.Yao, H.Futatsuya, M.Terahara, M.Tajima, J.Ogura, M.Oryoji, K.Sugimoto, H.Sakai, M.Sunayama, T.Watanabe, T.Shirasu,</i>	

Table of Contents

Circuit Performance of Low-Power Optimized Multi-Gate CMOS Technologies	153
<i>K. Schroefer, K. von Arnim, C. Pacha, J. Berthold, C. R. Cleavelin, T. Schulz, W. Xiong, and P. Patruno</i>	
The Channel Backscattering Characteristics of Sub-100nm CMOS Devices with Different Channel/Substrate Orientations.....	155
<i>Y. J. Tsai, Steve S. Chung, P. W. Liu, C. H. Tsai, Y. H. Lin, C. T. Tsai, G. H. Ma, S. C. Chien, and S. W. Sun</i>	
Monte-Carlo Simulations of Flash Memory Array Retention	157
<i>A. Padovani, L. Larcher, A. Chimenton, P. Pavan</i>	
Accurate Modeling And Characterization Of Mobility In Tensile And Compressive Stress For State-Of-The-Art manufacturing Nmosfets	159
<i>J.-S. Wang, William P.N. Chen, C.-H. Shih, C. Lien, Pin Su, Y.-M. Sheu, Donald Y.-S. Chao , K. Goto</i>	
Investigation of Scaling for Multi-Gate MOSFETs Using Analytical Solution of 3-D Poisson’s Equation	161
<i>Yu-Sheng Wu and Pin Su</i>	
Asymmetrical SRAM Cells with Enhanced Read and Write Margins	163
<i>Keunwoo Kim, Jae-Joon Kim, and Ching-Te Chuang</i>	
Advanced CMOS Technology beyond 45nm Node.....	165
<i>Shigeru Kawanaka, Akira Hokazono, Nobuaki Yasutake, Kosuke Tatsumura, Masato Koyama, Yoshiaki Toyoshima</i>	
Impact of advanced process modules and device architectures on the matching performance of (sub-) 45nm CMOS.....	169
<i>C. Gustin, A. Mercha, J. Loo, B. Parvais, V. Subramanian, M. Dehan, A. Veloso, T. Hoffmann, F. E. Leys, and S. Decoutere</i>	
35nm SOI-CMOS for Sub-Ambient Temperature Operation.....	171
<i>Jin Cai, David J. Frank, Haizhou Yin, Robert H. Dennard, Wilfried E. Haensch</i>	
Low Threshold Voltage CMOSFETs with NiSi Fully Silicided Gate and Modified Schottky Barrier Source/Drain Junction.....	173
<i>Chia-Pin Lin, Bing-Yue Tsui, Chih-Ming Hsieh, and Chih-Feng Huang</i>	
Multi-Gate MOSFETs with Dual Contact Etch Stop Liner Stressors on Tensile Metal Gate and Strained Silicon on Insulator (sSOI).....	175
<i>Che-Hua Hsu, Weize Xiong, Chien-Ting Lin, Yao-Tsung Huang, Mike Ma, C.R Cleavelin, Paul Patruno, Mark Kennard, Ian Cayrefourcq, Kyoungsub Shin, Tsu-Jae King Liu</i>	
Optimization of the MuGFET performance on Super Critical-Strained SOI (SC-SSOI) substrates featuring raised source/drain and dual CESL	177
<i>N. Collaert, R. Rooyackers, G. Dilliwaiy, V. Iyengar, E. Augendre, F. Leys, I. Cayrefourcq, B. Ghyselen, R. Loo, M. Jurczak and S. Biesemans</i>	