

2007 3rd Southern Conference on Programmable Logic

**Mar del Plata, Argentina
26-28 February 2007**



IEEE Catalog Number:
ISBN:

07EX1511
1-4244-0606-4

Table of Contents

FPGA Implementation of a Phase Locked Loop Based on Random Sampling	1
<i>Maximiliano Osvaldo Sonnaillon, Fabián José Bonetto</i>	
FPGA Neural Networks Implementation for Nuclear Pulses Parameters Estimation	7
<i>Daniel Sebastián Estryk, Gloria Elisa Rios, Claudio Abel Verrastro</i>	
Genomic Microarray Processing on a FPGA for Portable Remote Applications	13
<i>V. Rodellar, Francisco Diaz, B. Belean, Raul Malutan, B. Stetter, P. Gómez, Rafael, Martinez, Eduardo Garcia Rico, Jesus Pelaez</i>	
TIP-TILT Mirror Control Based on FPGA for an Adaptive Optics System	19
<i>Fernando Gago Rodríguez, Luis Fernando Rodríguez Ramos, Guillermo Herrera, Carlés, José Vicente Gigante, Ángel Alonso, Teodora Viera, Juanjo Piqueras, José, Javier Díaz García</i>	
FPGA Implementation of Base-N Logarithm	27
<i>Salvador Tropea</i>	
Memory Optimized Architecture for Efficient Gauss-Jordan Matrix Inversion	33
<i>Goncalo M. de Matos, Horacio C. Neto</i>	
A Fast Architecture for Radix 10 Coordinates Rotation	39
<i>Antonio Jimeno-Morenilla, Higinio Mora-Mora, Jose-L. Sanchez-Romero, Francisco, Pujol-Lopez</i>	
Efficient Hardware Implementations for Gaussian Normal Basis Multiplication Over GF (2163).	45
<i>Vladimir Trujillo, Jaime Velasco-Medina, Julio Cesar Lopez</i>	
A Buffered Crossbar-Based Chip Interconnection Architecture Supporting Quality of Service	51
<i>George Kornaros, Yannis Papaefstathiou</i>	
Quantitative Comparison of Switching Strategies for Networks on Chip.	57
<i>Anthony Leroy, Julien Picalausa, Dragomir Milojevic</i>	
Fast Placement-intact Logic Perturbation Targeting for FPGA Performance Improvement.	63
<i>Catherine L. Zhou, Wai-Chung Tang, Yu-Liang Wu</i>	
A novel Reconfigurable Architecture for Temporal and Spatial Application Mapping	69
<i>Alexander Danilin, Sergei Sawitzki</i>	
An Efficient Scalable Parallel Hardware Architecture For Multilayer Spiking Neural Networks	75
<i>Marco Aurelio Nuño-Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil</i>	
FPGA-based Platform for Image and Video Processing Embedded Systems	79
<i>Fco. Javier Toledo Moreo, J. Javier Martínez Alvarez, J. Manuel Ferrandez Vicente</i>	
Low Power AMR System Based on FPGA	85
<i>Nagore Benitez, Nestor Ayuso, Gonzalo Bellanco, Carlos Amuchastegui, Gonzalo Alvarez, Igor Laniella, Hodei Cepeda, Alfonso Guerendiain</i>	
A Genetic Algorithm Based Solution for Dynamically Reconfigurable Modules Allocation	91
<i>Vincenzo Rana, Chiara Sandionigi, Marco Santambrogio</i>	
A low cost, FPGA based, Video Streaming Server	95
<i>Graeme Stewart, David Renshaw, Martyn Riley</i>	
Development of Block-Cipher Library for Reconfigurable Computers	99
<i>Miaoqing Huang, Tarek El-Ghazawi, Brian Larson, Kris Gaj</i>	
AES-128 Cipher. High Speed, Low Cost FPGA Implementation	103
<i>Mónica Liberatori, Fernando Otero, Juan Carlos Bonadero, Jorge Castiñeira</i>	
Soft Error Tolerant Carry-Select Adders Implemented into Altera FPGAS	107
<i>Eduardo Mesquita, Helen Franck, Luciano Agostini, José Güntzel</i>	

Table of Contents

A Reconfigurable FPGA-Based Architecture for Modular Nodes in Wireless Sensor Networks	111
<i>Jorge Portilla, Angel de Castro, Teresa Riesgo</i>	
FPGA Modulator for Matrix Converter	115
<i>Martin González, Marcos Funes, Roberto Petrocelli, Mario Benedetti</i>	
Viability Study of Soft-processor Usage for Electronic Collimation Control in Medical Applications	119
<i>Estanislao Aguayo, Rubén Martín, Gustavo Sutter, Eduardo Boemo</i>	
Merging FPGA and FPAAs Reconfiguration Capabilities for IEEE 1451.4 Compliant Smart Sensor Applications	125
<i>Diego P. Morales, Antonio García, Alberto J. Palma, Antonio Martínez-Olmos</i>	
A Novel Hardware/Software Co-design Methodology Based on Dynamic Reconfiguration with ImpulseC and CoDeveloper	129
<i>Anna Antola, Marco Fracassi, Pamela Gotti, Chiara Sandionigi, Marco Santambrogio</i>	
Execution of Algorithms Using a Dynamic Dataflow Model for Reconfigurable Hardware -Commands in Dataflow Graph	133
<i>Vitor Astolfi, Jorge Silva</i>	
Compact FPGA-based Systolic Array Architecture for Motion Estimation Using Full Search Block Matching	139
<i>Griselda Saldaña, Miguel Arias</i>	
Bus Decryption Overhead Minimization with Code Compression	143
<i>Eduardo Wanderley, Guy Gogniat, Jean-Philippe Diguët</i>	
Comparative Analysis of Multitasking Scheduling Algorithms for Reconfigurable Computing Regarding Context Switches and Configuration Cache Usage	147
<i>Christopher Spies, Leandro Soares Indrusiak, Manfred Glesner</i>	
AxB is different of BxA in Terms of Power Consumption: Some Examples on FPGAs	151
<i>Eduardo Boemo, Gustavo Sutter</i>	
Accelerating Tool Path Computing in Turning Lathe Machining	155
<i>Antonio Jimeno, Sergio Cuenca, Antonio Martínez, Jose Luis Sánchez Romero</i>	
FPGA-Based Acceleration of Fingerprint Minutiae Matching	161
<i>Almudena Lindoso, Luis Entrena, Juan Izquierdo</i>	
Extending Embedded Computing Scheduling Algorithms for Reconfigurable Computing Systems	167
<i>Proshanta Saha, Tarek El-Ghazawi</i>	
Towards Fine and Medium Grain Dynamic Functional Extraction for Hw/Sw Acceleration	173
<i>Vladimir Matev, Eduardo De la Torre, Teresa Riesgo</i>	
Comparative Analysis of High Level Programming for Reconfigurable Computers: Methodology and Empirical Study	179
<i>Esam El-Araby, Mohamed Taher, Mohamed Abouellail, Tarek El-Ghazawi, Gregory Newby</i>	
The George Washington University, Arctic Region Supercomputing Center, USA Tcl/Tk for EDA Tools	187
<i>Elias Todorovich, Oswaldo Cadenas</i>	
Exploring FPGA Capabilities for Building Symmetric Multiprocessor Systems	193
<i>Pablo Huerta, Javier Castillo, Jose Ignacio Martínez, César Pedraza</i>	
AN FPGA-Based Mobile Robot Controller	199
<i>Denis Wolf, Jose Holanda, Vanderlei Bonato, Rafael Peron, Eduardo Marques</i>	

Table of Contents

A System for Fast Text-to-Braille Translation Based on FPGAs	205
<i>Xuan Zhang, Cesar Ortega-Sanchez, Iain Murray</i>	
A Hardware Based Braille Note Taker	211
<i>Xuan Zhang, Cesar Ortega-Sanchez, Iain Murray</i>	
High Resolution Pulse Width Modulators in FPGA	217
<i>Angel de Castro, Gustavo Sutter, Santa Concepcion Huerta, José Antonio Cobos</i>	
Digital Signature Embedding Technique for IP Core Protection	223
<i>Encarnación Castillo, Antonio García, Uwe Meyer-Baese, Luis Parrilla, Diego P., Morales, Antonio Lloris</i>	
Hardware Architectures for Adaptive Background Modelling	229
<i>Matti Juvonen, Jose Gabriel de Figueiredo Coutinho, Wayne Luk</i>	
An Area Cost Optimized Fast Parallel Label Assignment VLSI Architecture	235
<i>Gustavo Fernando Dessbesell, Márcio Alexandre Pacheco, João Baptista dos Santos Martins, Rolf Fredi Molz</i>	
FPGA Based Design of CAVLC and EXP-GOLOMB Coders for H.264/AVC Baseline Entropy Coding	241
<i>Tháisa Silva, João Vortmann, Luciano Agostini, Sergio Bampi, Altamiro Susin</i>	