

2007 IEEE 57th Electronic Components and Technology Conference

**Sparks, NV
29 May- June 1 2007**

Volume 1 of 5



IEEE Catalog Number:
ISBN:

07CH37875
1-4244-0984-5

TABLE OF CONTENTS

1: Flip Chip

Chairs: Raj N. Master – AMD; and Gary Morrison – Texas Instruments, Inc.

Qualification of Low-k 65nm Technology Die with Pb-Free Bumps on a 2-2-2 Laminate Package (PBGA) with Pb-Free Assembly Processes	1
Sudipta Ray, Jennifer Muncy, and Paul V. McLaughlin – IBM Systems & Tech. Group; Lou Nicholls – Amkor Technology, Inc.	
Development of Thin Flip-Chip BGA for Package on Package	8
Yasuhiro Suzuki, Yuuji Kayashima, Takehiko Maeda, Yoshihiro Matsuura, Tomohisa Sekiguchi, and Akio Watanabe – NEC Electronics Corporation	
Alternative UBM for Lead-Free Solder Bumping Using C4NP	15
Klaus Ruhmer and Eric Laine – SUSS MicroTec, Inc; Kathy O'Donnell and John Kostetsky – NEXX Systems; Karin Hauck, Dionysios Manassis, Andreas Ostmann, Michael Toepper, and Nils Juergensen – Fraunhofer IZM	
Challenges of Thin Core Substrate Flip Chip Package on Advanced Si Nodes	22
Christine Chiu, K.C. Chang, Jones Wang and C.H. Lee – Taiwan Semiconductor Manufacturing Company; Kedy Shen and Leonardo Wang – Advanced Semiconductor Engineering Group	
Chip/Package Design and Technology Trade-Offs in the 65nm Cell Broadband Engine	27
P. Harvey, Y. Zhou, D. Questad, G. Lafontant, R. Mandrekar, R. White, A. Malhotra, J. Audet, J. Wakil and W. Sauter – IBM Systems and Technology Group; G. Yamada, K. Kawasaki, S. Suminaga, Y. Yamaji, H. Noma, T. Nishio, and H. Mori – IBM Japan Global Engineering Solutions; T. Tamura, K. Yazawa, I. Takiguchi, and T. Ohde – Sony Computer Entertainment, Inc.; E. Hosomi – Toshiba Corporation	
Assembly Yields Characterization of High IO Density, Fine Pitch Flip Chip in Package Using No-Flow Underfill	35
Sangil Lee and Daniel F. Baldwin – Georgia Institute of Technology; Raj Master and Srinivasan Parthasarathy – Advanced Micro Devices	
Assembly, Characterization, and Reworkability of Pb-Free Ultra Fine Pitch C4s for System-on-Package	42
B. Dang, S.L. Wright, P.S. Andry, C.K. Tsang, C. Patel, R. Polastre, R. Horton, K. Sakuma, B.C. Webb, A. Sharma, and J.U. Knickerbocker – IBM T.J. Watson Research Center; E. Sprogis – IBM Systems and Technology Group; G. Zhang – University of Illinois	
2: New Interconnect Approaches	
<i>Chairs: Prema Palaniappan – Texas Instruments; and Alan Huffman – RTI International</i>	
Embedded Chip Build-Up Using Fine Line Interconnect	49
Ray Fillion, Charles Woychik, Tan Zhang, and Don Bitting – General Electric	
Thermal Properties of Tin/Silver Alloy Nanoparticles for Low Temperature Lead-Free Interconnect Technology	54
Hongjin Jiang, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology; Fay Hua – Intel Corp.	
Thin-Film, Fine-Pattern Technology for LTCC Multilayer Substrates	59
Brian Anderson and Shuichi Horio – Koa Speer Electronics, Inc.; Kyoji Kobayashi, Nobuhiko Tamada – Koa Corp.	

Influence of PCB Surface Finish and Thermal and Temperature/Humidity Aging on the Performance of a Novel Anisotropic Conductive Adhesive for Lead-Free Surface Mount Assembly	65
S. Manian Ramkumar – Rochester Institute of Technology; K. Srihari – Binghamton University	
Influence of Nanoparticles, Low Melting Point (LMP) Fillers, and Conducting Polymers on Electrical, Mechanical, and Reliability Performance of Micro-Filled Conducting Adhesives for Z-Axis Interconnections	74
Rabindra N. Das, Konstantinos I. Papathomas, John M. Lauffer, and Frank D. Egitto – Endicott Interconnect Technologies, Inc.	
Oxidation Prevention and Electrical Property Enhancements of Copper-Filled Electrically Conductive Adhesives for Electronic Packaging and Interconnection	82
Myung Jin Yim, Yi Li, Kyoung Sik Moon, and C.P. Wong – Georgia Institute of Technology	
Evaluation of Inkjet Technology for Electronic Packaging and System Integration	89
Matti Mäntysalo, Pauliina Mansikkamäki, Jani Miettinen, and Kimmo Kaija – Tampere University of Technology; Seppo Pienimaa, Risto Rönkkä, Kenichi Hashizume, and Akiko Kamigori – Nokia Research Center; Yorishige Matsuba, Kenshu Oyama, Nobuto Terada, and Hiroshi Saito – Harima Chemicals; Mikiharu Kuchiki and Mikihiko Tsubouchi – Kyoritsu Chemicals & Co.	
3: Board Level Reliability Under Thermal Mechanical Loading	
<i>Chairs: Jeffrey Suhling – Auburn University; and Keith Newman – Sun Microsystems</i>	
Fatigue Life Evaluation of Lead-Free Solder under Thermal and Mechanical Loads	95
Ilho Kim and Soon-Bok Lee – KAIST	
Temperature Effect of Interfacial Fracture Toughness on Underfill for Pb-Free Flip Chip Packages	105
Seungbae Park, Zhenming Tang, and Soonwan Chung – SUNY, Binghamton	
Low-k Flip Chip Board Level Reliability on 65nm Technology	110
Pei-Haw Tsao, Bill Kiang, Kenneth Wu, Abel Chang, and Tsorng-Dih Yuan – Taiwan Semiconductor Manufacturing Company, Ltd.	
Slow Cycle Fatigue Creep Performance of Pb-Free (LF) Solders	116
Vasu Vasudevan, Xuejun Fan, Tao Liu, and Dave Young – Intel Corp.	
Assembly and Application Specific Methodology to Determine Accelerated Temperature Cycling Requirements for Pb-Free Solder Joint Reliability	124
Ron Zhang – Sun Microsystems	
Board Level Characterization of Pb-Free Sn-3.5Ag Versus Eutectic Pb-Sn BGA Solder Joint Reliability	129
Daniel Cavašin, Majed Anani, Gary Rittman, and Jm Casto – Advanced Micro Devices, Inc.	
Sporadic Degradation in Board Level Drop Reliability – Those Aren't All Kirkendall Voids!	136
Peter Borgesen, Liang Yin, and Pericles Kondos – Unovis Solutions; Donald W. Henderson – IBM Systems and Technology Group; Greg Servis, Joseph Therriault, Ju Wang, and K. Srihari – Binghamton University	
4: RF Components	
<i>Chairs: Eric Michelson – Vishay Intertechnology, Inc.; and Hideki Sasaki – NEC Corporation</i>	
Novel T-Coil Structure and Implementation in a 6.4-Gb/s CMOS Receiver to Meet Return Loss Specifications	147
Edward Pillai and Jonas Weiss – IBM Corp.	

The Superplanar Combiner: A Novel Parallel Combiner and Divider	154
Deji Akinwande and Isaac Martinez-Garcia – Stanford University	
High Performance RF MEMS Series Contact Switch – Design and Simulations	158
Lianjun Liu – Freescale Semiconductor, Inc.	
Beam-Shaping of Planar Array Antennas Using Integrated Attenuators	165
Stephen Horst, Emmanouil Tentzeris, and John Papapolymerou – Georgia Institute of Technology; Dimitrios E. Anagnostou – South Dakota School of Mines and Technology; George E. Ponchak – NASA Glenn Research Center	
Design and Characterisation of High-Q Solidly-Mounted Bulk Acoustic Wave Filters	169
Remco Stribos, André Jansman, Jan-Willem Lobeek, Nancy Xin Li, and Nick Pulsford – NXP Semiconductors	
Design and Implementation of Embedded Miniature Bandpass Filters for RF-System-in-Organic Package Applications	175
Chi-Tsung Chiu, Bau-Nan Li, Chien-Hsiang Huang, and Tzyy-Sheng Horng – National Sun Yat-sen University; Chih-Pin Hung – Advanced Semiconductor Engineering, Inc.; Cheng-Chia Tu – Optimal Corp.	
Re-Configurable Completely Unpowered Wireless Sensors	179
Robert Brocato, Gregg Wouters, Edwin Heller, Jonathan Blaich, and David Palmer – Sandia National Laboratories	
5: Lead Free Materials	
<i>Chairs: Chin C. Lee – University of California, Irvine; and Yutaka Tsukada – Kyocera</i>	
A Compliant and Creep-Resistant SAC-AI(Ni) Alloy	184
Benlih Huang, Hong-Sik Hwang, and Ning-Cheng Lee – Indium Corporation of America	
The Microstructure and State of Stress of Sn Thin Films after Post-Plating Annealing; An Explanation for the Suppression of Whisker Formation?	192
M. Sobiech – Max-Planck-Institute for Metals Research, Robert Bosch GmbH; U. Welzel – Max-Planck-Institute for Metals Research; R. Schuster – University of Stuttgart; E. Mittemeijer – Max-Planck-Institute for Metals Research, University of Stuttgart; W. Hügel, A. Seekamp, V. Müller – Robert Bosch GmbH	
Effect of Rare Earth Elements on Lead-Free Solder Microstructure Evolution	198
Min Pei and Jianmin Qu – Georgia Institute of Technology	
Nano-Scale Mechanical Responses of Sn-Ag Based Lead-Free Solders	205
Feng Gao, Hiroshi Nishikawa, and Tadashi Takemoto – Osaka University	
Material Properties and Intermetallic Compounds of Sn3wt%Ag0.5wt%Cu0.019wt%Ce (SACC)	211
John H. Lau – IME; John H.L. Pang and Luhua Xu – NTU; Ning-Cheng Lee – Indium Corporation of America	
Performance of Silver Nano Particles as an Electronics Packaging Interconnects Material	219
Sungchul Joo and Daniel F. Baldwin – Georgia Institute of Technology	
Effects of Dwell Time on the Fatigue Life of Sn3.8Ag0.7Cu and Sn3.0Ag0.5Cu Solder Joints During Simulated Power Cycling	227
D. Chan, D. Bhate, and G. Subbarayan – Purdue University; D. Love – Sun Microsystems; R. Sullivan – High Density Packaging Users Group	
6: 3D Packaging, Cu Low K	
<i>Chairs: Pradeep Lall – Auburn University; and Andrew A.O. Tay – National University of Singapore</i>	
A Numerical Method for Efficient Failure Modeling of Three-Dimensional Bond Pad Structures	235
Olaf van der Sluis – Philips Applied Technologies, Delft University of Technology; Richard van Silfhout and Roy Engelen – Philips Applied Technologies; Willem van Driel and G.Q. Zhang – Delft University of Technology, NXP Semiconductors; Leo J. Ernst - Delft University of Technology	

Sensitivity Investigation of Substrate Thickness and Reflow Profile on Wafer Level Film Failures in 3D Chip Scale Packages by Finite Element Modeling	242
Bin Xie – Shanghai Jiao Tong University; Xunqing Shi – Intel Technology Development (Shanghai) Ltd.; Xuejun Fan – Intel Corp.	
Analysis of the Induced Stresses in Silicon During Thermocompression Cu-Cu Bonding of Cu-Through-Vias in 3D-SiC Architecture	249
Chukwudi Okoro and Geert Eneman – IMEC, Catholic University, Leuven; Mario Gonzalez, Bart Vandevelde, Bart Swinnen, Serguei Stoukatch, and Eric Beyne – IMEC; Dirk Vandepitte – Catholic University, Leuven	
3D Multi Scale Modeling of Wire Bonding Induced Peeling in Cu/Low-k Interconnects: Application of an Energy Based Criteria and Correlations with Experiments	256
Vincent Fiori – STMicroelectronics; Lau Teck Beng, Susan Downey, and Sebastien Gallois-Garreignot – Freescale Semiconductor; Stephane Orain – NXP Semiconductors	
Analysis of the Impact of Polyimide Coating on Passivation Reliability by Simulation	264
Qiuxiao Qian, Yong Liu, Scott Irving, and Timwah Luk – Fairchild Semiconductor Corp.	
Thermal Performance of Carbon Nanotube-Based Composites Investigated by Molecular Dynamics Simulation	269
Haibo Fan, Kai Zhang, and Matthew, M.F. Yuen – Hong Kong University of Science and Technology	
Hierarchical Modeling of Creep Behavior of SnAg Solder Alloys	273
Min Pei and Jianmin Qu – Georgia Institute of Technology	
7: Embedded Devices in Advanced Substrates	
<i>Chairs: Charles Banda – Laboratory for Physical Sciences; and Subhash L. Shinde – Sandia National Labs</i>	
Technical Understanding of Resin-Coated-Copper (RCC) Lamination Processes for Realisation of Reliable Chip Embedding Technologies	278
Dionysios Manassis and Herbert Reichl – Technical University, Berlin; Shiu-Fang Yen, Andreas Ostmann, and Rolf Aschenbrenner – Fraunhofer IZM	
The Redistributed Chip Package: A Breakthrough for Advanced Packaging	286
Beth Keser, Craig Amrine, Trung Duong, Owen Fay, Scott Hayes, George Leal, William Lytle, Doug Mitchell, and Robert Wenzel – Freescale Semiconductor	
Chip-Last Embedded Active for System-On-Package (SOP)	292
Balk-Woo Lee, Venky Sundaram, Boyd Wiedenman, Chong K Yoon, Mahadevan Iyer, and Rao R. Tummala – Georgia Institute of Technology; Vaidyanathan Kripesh – Institute of Microelectronics (IME)	
I/O Decoupling in High Speed Packages Using Embedded Planar Capacitors	299
Prathap Muthana, Krishna Srinivasan, Ege Engin, Madhavan Swaminathan, and Rao Tummala – Georgia Institute of Technology; Daniel Amey, Karl Dietz, and Sounak Banerji – DuPont Electronic Technologies	
Chip-Embedded Wafer Level Packaging Technology for Stacked RF-SiP Application	305
Chien-Wei Chien, Li-Cheng Shen, Tao-Chih Chang, Chin-Yao Chang, Fang-Jun Leu, Tsung-Fu Yang, Cheng-Ta Ko, Ching-Kuan Lee, Chao-Kai Shu, Yuan-Chang Lee, and Ying-Ching Shih – ITRI	
Design and Fabrication of Micro-System Embedding in Flexible Substrates	311
L. Wang, T. Zoumpoulidis, M Bartek, K.M.B. Jansen, and L.J. Ernst – Delft University of Technology; G.Q. Zhang – NXP Semiconductors	
Printable Nanocomposites for Advanced Organic Packaging	316
Rabindra N. Das, How Lin, Konstantinos I. Papatthomas, John M. Lauffer, Norman Card, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.	

8: Interconnect Technology for Electrical Performance

Chairs: Lei Shan – IBM Corporation; and Senol Pekin – Intel Corporation

High-Performance Substrate Design for DRAM Flip-Chip Interconnection Using Etch-Back Process	323
Jongjoo Lee, Taejoo Hwang, Sungho Mun, Soonyong Hur, Tae-Gyeong Chung, and Younghee Song – Samsung Electronics	
Serpentine Guard Trace to Reduce Far-End Crosstalk and Even-Odd Mode Velocity Mismatch of Microstrip Lines by More than 40%	329
Kyoungho Lee, Hyun-Bae Lee, Hae-Kang Jung, Jae-Yoon Sim, and Hong-June Park – POSTECH	
Crosstalk Analysis between Interconnects in High-Speed Server Packages	333
Jinwoo Choi, Byron Krauter, Anand Haridass, Roger Weekly, Daniel Douriet, and Sungjun Chun – IBM Corp.	
Design of Extreme Connector Stacking in PCI Express Interface	339
B. Herrman, P. Patel, B. Mutnury, M. Cases, N. Pham, and D.N. de Araujo – IBM System and Technology Group	
Electrical Performance of an Organic, Z-Interconnect, Flip-Chip Substrate	346
Michael J. Rowlands and Rabindra Das – Endicott Interconnect Technologies, Inc.	
Design of High-Density Interconnects for High-Speed Transmission	352
Wanlin Fu, Makoto Kimura, Kenichi Okada, and Kazuya Masu – Tokyo Institute of Technology; Jun Sakai – NEC Corp.	
System Level Impact of Stitching Vias and Capacitors for High-Speed Differential Links	357
Min Wang, Xiaoning Ye, Russell N. Shryock, and Woong Ryu – Intel Corp.	

9: Board Level Reliability under Dynamic Loading

Chairs: S.B. Park – Binghamton University; and Charles Zhang – Intel Corporation

Brittle Failure Mechanism of SnAgCu and SnPb Solder Balls During High Speed Ball Shear and Cold Ball Pull Tests	364
Fubin Song and S.W. Ricky Lee – Hong Kong University of Science and Technology; Keith Newman – Sun Microsystems; Bob Sykes and Stephen Clark – DAGE Holdings Ltd.	
Vibration Testing and Analysis of Ball Grid Array Package Solder Joints	373
Shaw Fong Wong, Pramod Malatkar, Canham Rick, Vijay Kulkarni, and Ian Chin – Intel Technology Sdn. Bhd.	
Reliability of SnAgCu Interconnections with Minor Additions of Ni or Bi under Mechanical Shock Loading at Different Temperatures	381
T.T. Mattila, E. Kaloinen, and J.K. Kivilahti – Helsinki University of Technology; A. Syed – Amkor Technology, Inc.	
Impact Performance of Microvia and Buildup Layer Materials and its Contribution to Drop Test Failures	391
Dongji Xie and Dongkai Shangguan – Flextronics International; Jonathan Wang – Flextronics Shenzhen (China); Him Yu and Dennis Lau – Multek	
Solder Joint Reliability of BGA Package under End-User Handling Test Conditions	400
Troy Pringle, Prasanna Raghavan, and Pramod Malatkar – Intel Corp.	
Reliability Assessment on Insertion Mount Assembly under Vibration Conditions	407
Haiyu Qi, Gustavo Plaza, Sanka Ganesan, Michael Osterman, and Michael Pecht – University of Maryland	
Effect of Ni Surface Finish on Half Etched Cu on Solder Joint Reliability	415
S. W. Shin, P.W. Kim, H.J. Woo, E.C. Ahn, I.S. Cho, and T.G. Chung – Samsung Electronics Co.	

10: Nanotechnology

Chairs: Vasudeva P. Atluri – Intel Corporation; and James E. Morris – Portland State University

- Performance Modeling for Carbon Nanotube Interconnects in On-Chip Power Distribution** 420
Azad Naeemi, Gang Huang, and James D. Meindl – Georgia Institute of Technology
- Low Temperature Transfer of Aligned Carbon Nanotube Films Using Liffoff Technique** 429
Yang Chai, Jingfeng Gong, Kai Zhang, Philip C.H. Chan, and Matthew M.F. Yuen – Hong Kong University of Science and Technology
- Laser Micromachining of Nanocomposite-Based Flexible Embedded Capacitors** 435
Rabindra N. Das, Frank D. Egitto, John M. Lauffer, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.
- Electromagnetic Shielding Performance for a 2.5 Gb/s Plastic Transceiver Module Using Dispersive Multiwall Carbon Nanotubes** 442
Chia-Ming Chang, Jin-Chen Chiu, and Wood-Hi Cheng – National Sun Yat-sen University; Chao-Yung Yeh – Metal Industries R&D Center; Wern-Shiang Jou – National Kaohsiung University of Applied Science; Yi-Fen Lan, Yen-Wer Fang, and Jiang-Jen Lin – National Taiwan University
- Simulation and Validation of CNT Mechanical Properties – The Future Interconnection Material** 447
Chung-Jung Wu, Chan-Yen Chou, Cheng-Nan Han, and Kuo-Ning Chiang – National Tsing Hua University
- High-k Polymer Nanocomposites as Gate Dielectrics for Organic Electronics Applications** 453
Jiongxin Lu, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology
- Novel Enabling Wire Bonding Technology** 458
A. Ruiz, E. Vega, R. Katiyar, and R. Valentin – University of Puerto Rico, Mayaguez

11: Advanced Adhesives

Chairs: Daniel D. Lu – Intel Corporation; and Donald Banks – 3M Electronics

- Low Temperature Carbon Nanotube Film Transfer via Conductive Adhesives** 463
Hongjin Jiang, Lingbo Zhu, Kyoung-Sik Moon, Yi Li, and C.P. Wong – Georgia Institute of Technology
- Moisture Ingression Effect on Stress Distributions in NCF-Bonded COG Packages** 467
M.Y. Tsai, C.Y. Wu, and C.Y. Huang – Chang Gung University; S.S. Yang – ITRI
- Manufacturing and Characterisation of Nano Silver Particles Based Thermal Interface Material** 475
Johan Liu – Shanghai University, Chalmers University of Technology; Michael Oluwbenga Olorunyomi and Xin Li – Chalmers University of Technology; Dongkai Shangguan – Flextronics
- Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature** 480
Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik – KAIST
- Mechanism of Adhesive Film Popcorn in Electronic Packaging** 487
Junfeng Zhao, Cheng Yang, Zhenyu Huang, Michael Wang, and Changmin Hu – Intel Technology Development (Shanghai) Ltd.
- Conductive Coating Formulations with Low Silver Content** 494
Li-Rong Bao, Bin Wei, and Allison Y. Xiao – National Starch and Chemical Company
- Fine Pitch Compliant Bump Interconnection for Flip Chip on Flexible Display Packaging by Anisotropic Conductive Film** 501
Yao-Sheng Lin, Tsung-Fu Yang, Wen-Chi Chen, Tai-Hung Chen, Chun-Cheng Cheng, and Yung-Hui Yeh – ITRI

12: Shock Vibration and Creep

Chairs: Yong Liu – Fairchild Semiconductor Corporation; and L.J. Ernst – Delft University of Technology

Plastic Deformation and Life Prediction of Solder Joints for Mechanical Shock and Drop/Impact Loading Conditions	507
Amher Syed and Wei Lin – Amkor Technology, Inc.; SeWoong Cha and Eun-Sook Sohn – Amkor Technology, Korea	
Cohesive-Zone Explicit Sub-Modeling for Shock Life-Prediction in Electronics	515
Pradeep Lall, Sameep Gupte, Prakriti Choudhary, and Jeff Suhling – Auburn University; Robert Darveaux – Amkor Technology	
Comprehensive Modeling of Stress-Strain Behavior for Lead-Free Solder Joints under Board-Level Drop Impact Loading Condition	528
F.X. Che, W.H. Zhu, Wei Sun, Anthony Sun, C.K. Wang, and H.B. Tan – United Test & Assembly Center Ltd.; John H.L. Pang – Nanyang Technological University	
Using High Speed Shear and Cold Ball Pull to Characterize Lead-Free Solder Alloys and Predict Board Level Drop Test Performance	536
Michael E. Johnson, Henry Y. Lu, David Lawhead, Ted Tessier, Doug Scott, and Anthony Curtis – Flip Chip International	
Incorporating Response Spectra and Modal Superposition in Analyzing Transient Responses of Structural Systems Subjected to Half-Sine Impact Acceleration Pulses	543
Tsung-Yueh Tsai – Advanced Semiconductor Engineering, Inc., National Cheng Kung University; Chang-Lin Yeh and Yi-Shao Lai – Advanced Semiconductor Engineering, Inc.; Rong-Sheng Chen – National Cheng Kung University	
The Size Effect on the Creep Properties of SnAgCu-Solder Alloys	548
S. Wiese, M. Roellig, M. Mueller, and K.-J. Wolter – Technical University, Dresden; S. Bennemann and M. Petzold – Fraunhofer Institute	
Fatigue Crack Growth and Life Descriptions of Sn3.8Ag0.7Cu Solder Joints: A Computational and Experimental Study	558
D. Bhate, D. Chan, and G. Subbarayan – Purdue University; L. Nguyen – National Semiconductor Corp.	

13: Wafer Level Packaging

Chairs: Joseph W. Soucy – Draper Laboratory, Packaging Group; and Sudipta K. Ray – IBM Corporation

Evaluation of Micro Structured Glass Layers as Dielectric and Passivation Material for Wafer Level Integrated Thin Film Capacitors and Resistors	566
Kai Zoschke, Christian Feige, Jürgen Wolf, Michael Töpfer, Oswin Ehrmann, and Herbert Reichl – Fraunhofer IZM; Dietrich Mund – SCHOTT Electronics GmbH; Franz-Josef Schmückle – Ferdinand-Braun-Institute	
Miniaturization and Optimization of RF SAW Filter Using Wafer Level Packaging Technology	574
Tae Hoon Kim, Won Kyu Jeung, Si Joong Yang, Seog Moon Choi, Seung Wook Park, Hyun Ho Kim, Job Ha, Mi Jin Park, S. Kao, J.P. Hong, and Sung Yi – Samsung Electro-Mechanics Co., Ltd.; Jun Sik Hwang, Ji Hyuk Lim, and Woon Bae Kim – Samsung Advanced Institute of Technology	
Thermal and Electrical Performance Enhancement with a Cost-Effective Packaging for High Speed Memory Chips	580
Li-Cheng Shen, Chien-Wei Chien, Tao-Chih Chang, Tsung-Fu Yang, Wen-Chih Chen, Yin-Po Hung, Cheng-Ta Ko, Yuan-Chang Lee, Fang-Jun Leu, and Ying-Ching Shih –ITRI; Ingrid Wei and Carl Lei – ProMos Technologies, Inc.	
'Trimodal' Wafer-Level Package: Fully Compatible Electrical, Optical, and Fluidic Chip I/O Interconnects	585
Muhannad S. Bakir, Bing Dang, Oluwafemi O. Ogunsola, and James D. Meindl – Georgia Institute of Technology	

A 5-μ-Width Multi-Layer Wafer-Level Cu Wiring Technology with Resin CMP for Highly-Reliable FCBGA	593
Katsumi Kikuchi and Shintaro Yamamichi – NEC Corp.; Koji Soejima and Hirokazu Honda – NEC Electronics Corp.	
Wafer-Level Glass Capping as Drop-In for Miniaturized, Advanced Optical COB Packaging	600
Volker Seidemann, Oliver Gyenge, Ulli Hansen, Thorsten Heuser, Simon Maus, Dietrich Mund, Klaus Espertshuber, Ralph Wilke, and Jürgen Leib – SCHOTT Electronics	
Wafer Level Thin Film Encapsulation for BAW RF MEMS	605
J.L. Pornin, C. Gillot, G. Parat, F. Jacquet, E. Lagoutte, N. Sillon, and G. Poupon – CEA-LETI; F. Dumont – ST Microelectronics	
14: 3D and Through Silicon Interconnects	
<i>Chairs: Tom Gregorich – Qualcomm CDMA Technologies; and Charles Lee – Infineon Technologies AP</i>	
Novel Low-Temperature CoC Interconnection Technology for Multichip LSI (MCL)	610
Satoru Wakiyama, Hiroshi Ozaki, Yoshihiro Nabe, Tomomi Kume, Takayuki Ezaki, and Tohru Ogawa – Sony Corporation Semiconductor Business Group	
Detailed Characterisation of Ni Microinsert Technology for Flip Chip Die on Wafer Attachment	616
A. Mathewson, J. Brun, G. Ponthenier, R. Franiatte, A. Nowodzinski, N. Sillon, and G. Poupon – CEA-LETI; F. Deputot and B. Doubis-Bonvalot – Hardware Research Group Gemalto	
Low-Temperature, High-Density, Chip-Stack Interconnection Using Compliant Bump	622
Naoya Watanabe – Kumamoto Technology and Industry Foundation; Tanemasa Asano – Kyushu University	
3D Chip Stacking Technology with Low-Volume Lead-Free Interconnections	627
K. Sakuma, P.S. Andry, B. Dang, C.K. Tsang, C. Patel, S.L. Wright, B. Webb, S.K. Kang, R. Polastre, R. Horton, J.U. Knickerbocker – IBM T.J. Watson Research Center; J. Maria – University of Illinois, Urbana-Champaign; E. Sprogis – IBM Systems and Technology Group	
Wafer-Level, Low-Temperature Bonding with Au-In System	633
Yoon-Chul Sohn, Qian Wang, Suk-Jin Ham, Byung-Gil Jeong, Kyu-Dong Jung, Min-Seong Choi, Woon-Bae Kim, and Chang-Youl Moon – Samsung Advanced Institute of Science and Technology	
Reaction Engineering of Through-Chip Via Filling for Wafer-Level 3D Packaging	638
Dale Barkey – University of New Hampshire; John Callahan, Al Ruff, and John Trezza – Cubic Wafer, Inc.; Arthur Keigler, Zhen Liu, and Bill Wu – Nexx Systems	
Sloped Through Wafer Vias for 3D Wafer Level Packaging	643
Deniz Sabuncuoglu Tezcan, Nga Pham, Bivragh Majeed, Piet De Moor, Wouter Ruythooren, and Kris Baert – IMEC	
15: Characterization of Solder Materials	
<i>Chairs: Lakshmi N. Ramanathan – Freescale Semiconductor, Inc.; and Dongming He – Intel Corporation</i>	
Are Intermetallics in Solder Joints Really Brittle?	648
Chin C. Lee, Pin J. Wang, and Jong S. Kim – University of California, Irvine	
The Influence of Elevated Temperature Aging on Reliability of Lead-Free Solder Joints	653
Hongtao Ma, Jeffrey C. Suhling, Yifei Zhang, Pradeep Lall, and Michael J. Bozack – Auburn University	
Drop Shock Reliability of Lead-Free Alloys – Effect of Micro-Additives	669
Ranjit S. Pandher, Brian G. Lewis, Raghasudha Vangaveti, and Bawa Singh – Cookson Electronics	
Crystallographic Structure and Mechanical Behaviour of SnAgCu Solder Interconnects under a Constant Loading Rate	677
Jicheng Gong, Changqing Liu, Paul P. Conway, and Vadim V. Silberschmidt – Loughborough University	

Effect of Ni Addition on Bending Properties of Sn-Ag-Cu Lead-Free Solder Joints	684
Takayuki Kobayashi and Masamoto Tanaka – Nippon Steel Corporation; Yoshiharu Kariya – Shibaura Institute of Technology; Tsutomu Sasaki and Kohei Tatsumi – Nippon Steel Corp.	
Dynamic Crack Propagation Prediction of Solder Joints under Impact Conditions	689
Pongpinit Towashiraporn, Paul Crosbie, Matt Brown, and Alberto Cavallaro – Motorola, Inc.	
Mechanical Properties of Lead-Free Solders	695
Robert Darveaux – Amkor Technology, Inc.; Arizona State University; Corey Reichman – Amkor Technology, Inc.	
16: Micro-Optical Component Packaging	
<i>Chairs: Victor X. Liu – nLight Photonics Corp.; and Ping Zhou – LDX Optonics, Inc.</i>	
A Small and Low-Cost Bidirectional Transceiver Module with Polymer Waveguide for G-PON/GE-PON	707
Takara Sugimoto, Takanori Shimizu, Yuji Akimoto, Masataka Noguchi, Jun'etsu Sone, Takanori Watanabe, and Yutaka Urino – NEC Corp.	
Highly Reliable and Compact Plastic Fiber Optic Modules for Large Core Optics Fiber Video Link Applications	712
Flora Ho and Tao Tao – ASTRI; Wai Hung, Elaine Wong, and Torsten Wipiejewski – Firecomms Ltd.	
Red VCSELs for POF Data Transmission and Optical Sensing Applications	717
Torsten Wipiejewski, Geoffrey Duggan, Dave Barrow, Brian McGarvey, Vincent Hung, Tim Calvert, Markus Maute, and John Lambkin – Firecomms Ltd.	
Silicon-Based, Multi-Chip LED Package	722
Won Kyu Jeung, Sang Hyun Shin, Suk Youn Hong, Seog Moon Choi, Sung Yi, Young Bok Yoon, Hyun Jun Kim, Sung Jun Lee, and Ki Yeol Park – Samsung Electro-Mechanics Co., Ltd.	
A 40 Gb/s Optical Module Using 4-Channel WDM TOSA for Access Network Applications	728
Min-Ching Lin, Chih-Chin Cheng, and Wood-Hi Cheng – National Sun Yat-sen University; Tien-Tsornng Shih and Pei-Hao Tseng – National Kaohsiung University; Hu Chieh – ITRI	
High Thermal Dissipation of Ultra High Power Light-Emitting Diodes by Copper Electroplating	734
Kuan Chun Chen, Ricky W. Chuang, Y.K Su, Hsiao Chiu Hsu, J.Q. Huang, and K.F. Yang – National Cheng Kung University; C.L. Lin – Kun-Shan University	
17: Packaging and Assembly Challenges	
<i>Chairs: Sylvain Ouimet – IBM Canada Ltd; and Sharad Bhatt – Shanta Systems Inc.</i>	
Controlling Top Package Warpage for POP Applications	737
Flynn Carson and Seong Min Lee – STATS ChipPAC, Inc.; Niranjana Vijayaragavan – Spansion Inc.	
Platform of 3D Package Integration	743
Wei Chung Wang – Advanced Semiconductor Engineering, Inc., National Tsing Hua University; Fred Lee, G.L Weng, Willie Tai, Michael Ju, and Ron Chuang – Advanced Semiconductor Engineering, Inc.; Weileun Fang – National Tsing Hua University	
Effects of Organic Package Warpage on Microprocessor Thermal Performance	748
Seah S. Too, James Hayward, and Raj Master – Advanced Micro Devices, Inc.; Tek-Seng Tan and Kee-Hean Keok – Advanced Micro Devices Export Sdn Bhd	
Environmental Effects on Dielectric Films in Plastic Encapsulated Silicon Devices	755
Li Li, Jie Xue, Mudasar Ahmad, and Mark Brillhart – Cisco Systems Inc.; Gary Lu, Zhiquan Luo, Jay Im, and Paul S. Ho – University of Texas, Austin	

Laser Dicing and Subsequent Die Strength Enhancement Technologies for Ultra-Thin Wafer	761
Jianhua Li, Hyeon Hwang, Eun-Chul Ahn, Qiang Chen, Pyoungwan Kim, Teakhoon Lee, Myeongkee Chung, and Taegyong Chung – Samsung Electronics Co., Ltd.	
Advanced Co-Planarity Measurement Tools for the Warpage Investigation of Non-Conventional Packages Caused by Reflow and Assembly Process	767
C. Hartsough, A. Goswami, C. Jang, and B. Han – University of Maryland	
Novel Manufacturing Processes for Ultra-Low-Cost Paper-Based RFID Tags with Enhanced "Wireless Intelligence"	773
Amin Rida, Li Yang, Rushi Vyas, Serkan Basat, Swapan K. Bhattacharya, and Manos M. Tentzeris – Georgia Institute of Technology	
18: Electrical Analysis	
<i>Chairs: Andreas Cangellaris – University of Illinois at Urbana-Champaign; and George A. Katopis – IBM Corporation</i>	
Competitiveness and Technical Challenges of Low-Cost Wirebond Packaging for High Speed SerDes Applications in ASICs	777
Deborah Zwitter, Nanju Na, Marcel Arseneault, and Haitian Hu – IBM System and Technology Group; Katsuyuki Yonehara – IBM Integrated Supply Chain; Mark Bailey and Todd Cannon – IBM Engineering and Technology Service	
Off-Chip Rough-Metal-Surface Propagation Loss Modeling and Correlation with Measurements	785
Henning Braunisch and Alejandra Camacho-Bragado – Intel Corp.; Xiaoxiong Gu and Leung Tsang – University of Washington	
Frequency-Dependent Dielectric Constant and Loss Tangent Characterization of Thin Dielectrics Using a Rapid Solver	792
A. Ege Engin, Abdemanaf Tambawala, Madhavan Swaminathan, and Swapan Bhattacharya – Georgia Institute of Technology; Pranabes Pramanik and Kazuhiro Yamazaki – Oak-Mitsui Technologies, LLC	
Co-Simulation of IC, Package and PCB Power Delivery Networks in Ultra-Low Voltage Power Rail Designs	798
Marc E. Kowalski – Optimal Corp.; Patrick Codd – P.A. Semi, Inc.	
Effect of Power and Ground Co-Reference to Performance of Memory Interface I/Os in FPGA and Structural ASIC Device Packages	804
Hong Shi, Xiaohong Jiang, and Yeehuan Yew – Altera Corp.	
A Measurement-Based Comparison of Fullwave and Quasi-Static Methods for Baseband Modeling of Plated Through Hole Structures to 20GHz	810
Marc Cartier and Kondagunta U. Sivaprasad – University of New Hampshire	
Hybrid of Scattering Matrix Method and Integral Equation Used for Co-simulation of Power Integrity and EMI in Electronic Package with Large Number of P/G Vias	815
Zaw Zaw Oo, En-Xiao Liu, XingChang Wei, Mark Tan Yew Choon, and Er-Ping Li – Institute of High Performance Computing; Yaojiang Zhang – University of Missouri, Rolla; Le-Wei Li – National University of Singapore	
19: 3D Integration	
<i>Chairs: Christopher Bower – Semprius, Inc.; and John Knickerbocker – IBM Corporation</i>	
A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology	821
Yoichiro Kurita, Satoshi Matsui, Nobuaki Takahashi, Koji Soejima, Masahiro Komuro, Makoto Itou, Chika Kakegawa, Masaya Kawano, and Yoshimi Egawa – NEC Electronics; Yoshihiro Saeki, Hidekazu Kikuchi, Osamu Kato, Azusa Yanagisawa, Toshiro Mitsuhashi – Oki Electric Industry; Masakazu Ishino, Kayoko Shibata, Shiro Uchiyama, Junji Yamada, and Hiroaki Ikeda – Elpida Memory	

Via First Technology Development Based on High Aspect Ratio Trenches Filled with Doped Polysilicon	830
D. Henry, X. Baillin, V. Lapras, M.H. Vaudaine, J.M. Quemper, and N. Sillon – CEA-Grenoble – LETI; B. Dunne, C. Hernandez, and E. Vigier-Blanc – ST Microelectronics	
Self-Assembly Process for Chip-to-Wafer Three-Dimensional Integration	836
T. Fukushima, Y. Yamada, H. Kikuchi, Tetsu Tanaka, and M. Koyanagi – Tohoku University	
Copper Via Plating in Three-Dimensional Interconnects	842
Wojciech Worwag and Tom Dory – Intel Corp.	
Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV)	847
Dong Min Jang, Chung Hyun Ryu, Byeong Hoon Cho, Joung Ho Kim, Won Jong Lee, and Jin Yu – KAIST; Kwang Yong Lee and Tae Sung Oh – Hongik University	
Integrated System Development for 3-D VLSI	853
L. Schaper, S. Burkett, M. Gordon, L. Cai, Y. Liu, G. Jampana, and I.U. Abhulimen – University of Arkansas	
Via Interconnections for Wafer Level Packaging: Impact of Tapered Via Shape and Via Geometry on Product Yield and Reliability	858
Dzafir Shariff, Nathapong Suthiwongsunthorn, Florian Bieck, and Jürgen Leib – SCHOTT Advanced Packaging Singapore Pte. Ltd.	
20: 1st Level Interconnect	
<i>Chairs: Wolfgang Sauter – IBM Corporation; and Li Li – Cisco Systems, Inc.</i>	
Cu/SnAg Double Bump Flip-Chip Assembly as an Alternative of Solder Flip-Chip on Organic Substrates for Fine Pitch Applications	864
Ho-Young Son and Kyung-Wook Paik – KAIST; Gi-Jo Jung, Jun-Kyu Lee and Joon-Young Choi – Nepes Corp.	
Lead-Free Solder Micro-Ball Bumps for the Next Generation of Flip Chip Interconnection: Micro-Ball Materials, Bump Formation Process and Reliability	872
Shinji Ishikawa and Tomoyuki Uchiyama, Eiji Hashino, Taro Kohno, Masamoto Tanaka, and Kohei Tatsumi – Nippon Steel Corporation	
Development and Implementation of C4NP Technology for 300 mm Wafers	878
Ajay P. Giri, Eric D. Perfecto, Hai P. Longworth, Krystyna W. Semkow, and Sarah H. Knickerbocker – IBM Systems & Technology Group (STG)	
Low-Stress Interconnection for Flip Chip BGA Employing Lead-Free Solder Bump	885
Masayuki Uchida, Hisashi Ito, Ken Yabui, Hideo Nishiuchi, Takashi Togasaki, Kazuhito Higuchi, and Hirokazu Ezawa – Toshiba Corporation;	
Crystallographic Features of Copper Column Growth by Reversible Pulse Current Electrodeposition	892
Jun Liu, Changqing Liu, and Paul Conway – Loughborough University	
Novel Flip-Chip Bonding Technology Using Chemical Process	898
Yasuhiro Yamaji, Tokihiko Yokoshima, Hirotaka Oosato, Noboru Igawa, Yuichiro Tamura, Katsuya Kikuchi, Hiroshi Nakagawa, and Masahiro Aoyagi – National Institute of Advanced Industrial Science and Technology	
Reliability of Nano-Structured Nickel Interconnections Replacing Flip-Chip Solder Assembly without Underfill	905
Ankur Aggarwal, P. Markondeya Raj, Baik-Woo Lee, Myung Jin Yim, Abdemanaf Tambawala, Mahadevan Iyer, Madhavan Swaminathan, C.P. Wong, and Rao Tummala – Georgia Institute of Technology	

21: Reliability under Mechanical Shock and Dynamic Loading

Chairs: Dongji Xie – Flextronics International; and Scott Savage – Medtronic Microelectronics Center

Transient Dynamic Simulation and Full-Field Test Validation for a Slim-PCB of Mobile Phone under Drop / Impact	914
Seungbae Park, Chirag Shah, Jae Kwak, Changsoo Jang, and James Pitarresi – State University of New York, Binghamton; Taesang Park and Seyoung Jang – Samsung Electronics	
High Speed Digital Image Correlation for Transient-Shock Reliability of Electronics	924
Pradeep Lall, Dhananjay Panchagade, Deepti Iyengar, Sandeep Shantaram, and Jeff Suhling – Auburn University; Hubert Schrier – Correlated Solutions	
Effect of Temperature on the Drop Reliability of Wafer-Level Chip Scale Packaged Electronics Assemblies	940
T.T. Mattila, R.J. James, and J.K. Kivilahti – Helsinki University of Technology; L. Nguyen – National Semiconductor Corp.	
Improvement of JEDEC Drop Test in SJR Qualification through Alternative Test Board Design	946
Junfeng Zhao – Intel Technology Development (Shanghai) Ltd.; Fang Liu, Xin Zhou, Haiting Zhou, Jianping Jing, and Mei Zhao – Shanghai Jiao Tong University	
Effect of Pb-Free Alloy Composition on Drop/Impact Reliability of 0.4, 0.5 & 0.8mm Pitch Chip Scale Packages with NiAu Pad Finish	951
Ahmer Syed and Joan Scanlon – Amkor Technology, Inc.; Tae-Seong Kim, Se-Woong Cha, and Chang-Gyun Ryu – Amkor Technology, Korea	
Comparative Study of Drop Reliability between Cu and Ni(P)/Au UBM with Sn-3.5Ag-xZn Solders	957
Y.K. Jee, Y.H. Ko, T.Y. Lee, M.K. Cho, and H.M. Lee – KAIST; Jin Yu – Hanbat National University	
Improved Drop Reliability Performance with Lead-Free Solders of Low Ag Content and Their Failure Modes	962
Hyunchul Kim, Mu Zhang, Chetan M. Kumar, Daewoong Suh, Pilin Liu, Dongwook Kim, Mayue Xie, and Zhiyong Wang – Intel Corp.	
22: RF Modules	
<i>Chairs: Amit P. Agrawal – Broadcom Corporation; and Li Li – Freescale Semiconductor, Inc.</i>	
Passi4: The Next Technology for Passive Integration on Silicon	968
A. den Dekker, A. van Geelen, P. van der Wel, and R. Koster – NXP Semiconductors; E. Rodenburg – Philips Applied Technologies	
Low Cost Passive UHF RFID Packaging with Electromagnetic Band Gap (EBG) Substrate for Metal Objects	974
Bo Gao, Chi Ho Cheng, Matthew M.F. Yuen, and Ross D. Murch – Hong Kong University of Science and Technology	
Global Universal Radio Units (GURU) Realized Using Multilayer Organics (MLO)	979
S. Dalmia, G. White, V. Govind, L. Carastro, and Sung-Hwan Min – Jacket Micro Devices Inc.; V. Sundaram – Georgia Institute of Technology	
Complete Front-to-Back RF SiP Design Implementation Flow	986
John Park, Juergen Hartung, and Heiko Dudek – Cadence Design Systems, Inc.	
Electrical Characterization and Design Optimization of Embedded Chip in Substrate Cavities	992
Nithya Sankaran, Baik-Woo Lee, Venky Sundaram, Ege Engin, Mahadevan Iyer, Madhavan Swaminathan, and Rao Tummala – Georgia Institute of Technology	

Technology Options for Next-Generation High Pin Count RF Packaging	1000
Lesley A. Polka, Rockwell Hsu, Todd B. Myers, Jing H. Chen, Andy Bao, Cheng-Chieh Hsieh, Emile Davies-Venn, and Eric Palmer – Intel Corp.	
High-Performance Millimeter-Wave SOP Technology with Flip-Chip Interconnection	1007
Sangsub Song, Jimin Maeng, and Kwang-Seok Seo – Seoul National University; Heeseok Lee – Samsung Electronics Company, Ltd.	
23: Polymer Composites	
<i>Chairs: Mark Poliks – Endicott Interconnect Technologies, Inc.; and David Whalley – Loughborough University</i>	
Processing, Properties and Electrical Reliability of Embedded Ultra-Thin Film Ceramic Capacitors in Organic Packages	1014
Isaac Robin Abothu, P. Markondeya Raj, Jin Hyun Hwang, Manish Kumar, Mahadevan Iyer, and Rao Tummala – Georgia Institute of Technology; Hiroshi Yamamoto – NGK/NTK Spark Plug Co.	
Electrospun Nano-Fibrous Polymer Films with Barium Titanate Nanoparticles for Embedded Capacitor Applications	1019
Björn Carlberg and Jonas Norberg – Chalmers University of Technology; Johan Liu – Chalmers University of Technology, Shanghai University	
Characteristics of Fine Patterned Epoxy/BaTiO₃ Composite Embedded Capacitor Films (ECFs) for Organic Substrates	1027
Jin-Gul Hyun and Kyung-Wook Paik – KAIST	
Tailored Dielectric Properties of High-k Polymer Composites via Nanoparticle Surface Modification for Embedded Passives Applications	1033
Jiongxin Lu and C.P. Wong – Georgia Institute of Technology	
Moisture Transport and its Effects on Fracture Strength and Dielectric Constant of Underfill Materials	1040
Kuan H. Lu, Brook Chao, Zhiquan Luo, Lijuan Zhang, Hualiang Shi, Jay Im, and Paul S. Ho – University of Texas at Austin; Li Li and Mudasir Ahmad – Cisco Systems, Inc.	
Fiber Bragg Grating Sensor to Characterize Curing Process-Dependent Mechanical Properties of Polymeric Materials	1045
Y. Wang, B. Han, and A. Bar-Cohen – University of Maryland; S. Cho – Intel Corp.	
Halogen-Free Mold Compound Development for Ultra-Thin Packages	1051
Fenny Liu, C.T. Yao, Don Son Jiang, Yu Po Wang, and C.S. Hsiao – Siliconware Precision Industries Co., Ltd.	
24: Reliability Models	
<i>Chairs: Xuejun Fan – Intel Corporation; and Tony Mak – Conexant Systems, Inc.</i>	
Mechanical Characterization of Deformable Ultra-Thin Substrates by Experiment and FE Simulation	1056
L. Wang, T. Zoumpoulidis, K.M.B. Jansen, M. Bartek, and L.J. Ernst – Delft University of Technology; G.Q. Zhang – NXP Semiconductors	
Experimental and Numerical Study of the Effect of Viscoelasticity on Delamination in a Plastic IC Package	1062
Hu Guojun and Spencer Chew – Cookson Semiconductor Packaging Materials; Andrew Tay and Zhang Yongwei – National University of Singapore	
Experimental and Numerical Characterization of Non-Fickian Moisture Diffusion in Electronic Packages	1069
Emrah Celik, Ibrahim Guven, and Erdogan Madenci – University of Arizona	

Solder Joint Reliability under Electromigration and Thermal-Mechanical Load	1074
ShiNan Wang and Lihua Liang – Zhejiang University of Technology; Yong Liu, Scott Irving, and Timwah Luk – Fairchild Semiconductor Corp.	
Integrated Modeling of C4 Interconnects	1084
Julien Sylvestre – IBM Corp.	
Reliability Modeling of Lidded Flip-Chip Packages	1091
Charlie J. Zhai, Seah S. Too, and Raj N. Master – Advanced Micro Devices, Inc	
Prognostics Health Monitoring (PHM) for Prior-Damage Assessment in Electronics Equipment under Thermo-Mechanical Loads	1097
Pradeep Lall, Madhura Hande, Chandan Bhat, and Jeff Suhling – Auburn University; Jay Lee – University of Cincinnati	
25: MEMS Packaging	
<i>Chairs: James Jian Zhang – GE Global Research Center; and Daniel Baldwin – Georgia Institute of Technology</i>	
Time-Lapse Measurements of Stress Relaxation in MEMS Sensor Die Bonds	1112
Thomas F. Marinis and Joseph W. Soucy – Charles Stark Draper Laboratory; Ryan T. Marinis, Adam R. Klemperer, Peter Hefti, and Ryszard J. Pryputniewicz – Worcester Polytechnic Institute	
Method for Creating Low Cost 3D MEMS Chemical Sensors by Using Through Wafer Vias & Wafer Bonding	1119
Mark Wagner and Jin Zou – Sensorcon, Inc.	
Characterization and Reliability Verification of Wafer-Level Hermetic Package with Nano-Liter Cavity for RF-MEMS Applications	1127
Suk-Jin Ham, Byung-Gil Jeong, Ji-Hyuk Lim, Kyu-Dong Jung, Kae-Dong Baek, Woon-Bae Kim, and Chang-Youl Moon – Samsung Advanced Institute of Technology	
Preparation of Superhydrophobic Silica Thin Films for Antistiction of MEMS Devices Using a Novel Sol-Gel Processing	1135
Yonghao Xiu, Lingbo Zhu, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	
Design, Fabrication and Testing of Miniaturised Wireless Inertial Measurement Units (IMU)	1143
J. Barton, A. Gonzalez, J. Buckley, B. O'Flynn, and S.C. O'Mathuna – Tyndall National Institute	
Concept and Analytical Analysis of Silicon Micro/Nanopillars Based 3-D Stacked Microchannel Heat Sink for Advanced Heat Dissipation Applications	1149
Pradeep Dixit, Nay Lin, and Jianmin Miao – Nanyang Technological University; Wai Kwan Wong and Kiat Choon Teo – Delphi Automotive Pvt. Ltd	
New Fluxless Hermetic Sealing Technique Using Electroplated Sn-Rich Soft Solder	1155
Jong S. Kim, Pin J. Wang, and Chin C. Lee – University of California, Irvine	
26: Package Modeling	
<i>Chairs: Jennifer Muncy – IBM; and Michael Lamson – Texas Instruments, Inc.</i>	
Statistical Pattern Recognition and Built-In Reliability Test for Feature Extraction and Health Monitoring of Electronics under Shock Loads	1161
Pradeep Lall, Prakriti Choudhary, Sameep Gupte, and Jeff Suhling – Auburn University; James Hofmeister – Ridgetop, Inc.	
Thermo-Mechanical Analysis of Thru-Silicon-Via Based High Density Compliant Interconnect	1179
Parthiban Arunasalam, Fan Zhou, Harold D. Ackler, and Bahgat G. Sammakia – State University of New York, Binghamton	

Challenges in Temperature Cycling Test for Electronic Packages Containing Low-k/Cu Silicon	1186
Chu Chung Stephen Lee, Tu Anh Tran, Yuan Yuan, Chin-Teck Siong, and T.B. Lau – Freescale Semiconductor, Inc.	
Power Delivery Network Design for 3D SiP Integrated over Silicon Interposer Platform	1193
Heeseok Lee, Yun-Seok Choi, Eunseok Song, Kiwon Choi, Taeje Cho, and Sayoun Kang – Samsung Electronics Co. Ltd.	
Efficient Simulation of Power/Ground Planes for SiP Applications	1199
Krishna Bharath, Ege Engin, and Madhavan Swaminathan – Georgia Institute of Technology; Kazuhide Uriu and Toru Yamada – Matsushita Electric Industrial Co., Ltd.	
A Novel Electromagnetic Bandgap Structure for SSN Suppression in PWR/GND Plane Pairs	1206
Ciccimancini Scogna and M. Schauer – CST of America, Inc.	
Wideband and High-Isolation Properties of Power Bus Structure by the Combination of Thin-Film Embedded Capacitor and Planar EBG Structure	1212
Toshio Sudo, Seiju Ichijo, and Takanobu Kushihiro – Toshiba Corp.	
27: Nano, Bio and RF	
<i>Chairs: J.J. Maloney – IBM Corporation; and Debendra Mallik – Intel Corporation</i>	
A Novel Method to Prepare Superhydrophobic, Self-Cleaning and Transparent Coatings for Biomedical Applications	1218
Yonghao Xiu, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	
Carbon Nanotube/Copper Composites for Via Filling and Thermal Management	1224
Yang Chai, Kai Zhang, Min Zhang, Philip C.H. Chan, and Matthew M.F. Yuen – Hong Kong University of Science and Technology	
Suitably Patterned Thin Stiff Films as General Platforms for Flexible Electronics	1230
Teng Li – University of Maryland, College Park	
A Stackable Silicon Interposer with Integrated Through-Wafer Inductors	1235
J. Carlson, M. Lueck, C.A. Bower, and D. Temple – RTI International; Z.-P. Feng and M.B. Steer – North Carolina State University; A.J. Moll and W.B. Knowlton – Boise State University	
A Novel and Efficient Packaging Technology for RF-MEMS Devices	1239
F. Theunis, J. Bielen, D. Yang, and M. de Jongh – NXP Semiconductors; T. Lisec and W. Reinert – Fraunhofer Institute for Silicon Technology; P.V.E. Krusemann – Philips Research	
On-Chip Millimeter-Wave Library Device – Scalable Wilkinson Power Divider/Combiner	1246
Hanyi Ding, Kwanim Lam, Essam Mina, Jay Rascoe, Donald Jordan, and Adam Zeeb – IBM Semiconductor Research and Development Center; Brian Gaucher – IBM Thomas J. Watson Research Center	
A Simple Transmission-Line Model to Distinguish the Q-Factor Responses among Various Kinds of Integrated Inductors	1252
Yu-Shun Tsai, Chien-Hsiang Huang, Chi-Tsung Chiu, and Tzyy-Sheng Horng – National Sun Yat-sen University; Chih-Pin Hung – Advanced Semiconductor Engineering, Inc.	

28: Optical Interconnects

Chairs: Alexei Glebov – Fujitsu Labs of America; and Fuad Doany – IBM Research

- 160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Using a Single-Chip CMOS IC** 1256
Fuad E. Doany, Clint L. Schow, Christian Baks, Russell Budd, Yin-Jung Chang, Petar Pepeljugin, Laurent Schares, Daniel Kuchta, Richard John, Jeffrey A. Kash, and Frank Libsch – IBM T.J. Watson Research Center; Roger Dangel, Folkert Horst, and Bert J. Offrein – IBM Research GmbH
- OE Device Integration for Optically Enabled MCM** 1262
Yoichi Taira, Hidetoshi Numata, Fumiaki Yamada, Yasunao Katayama, Shigeru Nakagawa, and Masaki Hasegawa – IBM Research; Kenji Terada and Yutaka Tsukada – Kyocera SLC Technology Corp.
- Demonstration of High Frequency Data Link on FR4 Printed Circuit Board Using Optical Waveguides** 1268
Teck Guan Lim, Bryan Sik Pong Lee, Haridas Kuruvettil, Jing Li, and Pamidighantam V. Ramana – Institute of Microelectronics; Tsuyoshi Shioda, Kenji Suzuki, Kazuhito Fujita, and Kazuhiro Yamada – Mitsui Chemicals Inc.
- A High-Coupling-Efficiency Multilayer Optical Printed Wiring Board with a Cube-Core Structure for High-Density Optical Interconnections** 1275
M. Shishikura, Y. Matsuoka, and T. Ban – Hitachi, Ltd.; T. Shibata and A. Takahashi – Hitachi Chemical Co., Ltd.
- Embedding of Optical Interconnections in Flexible Electronics** 1281
E. Bosman, G. Van Steenberge, P. Geerinck, W. Christiaens, J. Vanfleteren, and P. Van Daele – Ghent University
- 120 Gb/s Optical Card-to-Card Interconnect Link Demonstrator with Embedded Waveguides** 1288
L. Dellmann, C. Berger, R. Beyeler, R. Dangel, F. Horst, T. Lamprecht, N. Meier, T. Morf, and B.J. Offrein – IBM Research GmbH; M. Gmür – Varioprint AG; R. Hamelin and R. Stevens – INTEXYS Photonics; S. Oggioni and Mauro Spreafico – IBM Italy
- SDH/SONET Multi-Rate SFP Module with Gain Selectable Transimpedance Amplifier and Extinction Ratio Control Circuit** 1294
Keiji Tanaka, Morihiro Seki, Seigo Furudate, Akihiro Moto, Toshio Takagi, Satoshi Yoshikawa, Tomoya Saeki, and Katsumi Uesaka – Sumitomo Electric Industries, Ltd.
- 29: High Density Package Application and Implementation**
- Chairs: Tom Poulin – Aerie Engineering; and Claudius Feger – IBM Corporation*
- Pattern Density Methodology Using IBM Foundry Technologies** 1300
David Scagnelli, Casey Grant, Keith Carrig, Tim Kemerer, Howard Landis, Tom McDevitt, Jeanne-tania Sucharitaves, Esther Tsai, Mukesh Kumar, and Paul Pastel – IBM Microelectronics
- Embedded Chip Build-Up in a Wafer-Level Packaging Environment** 1308
C.E. Bauer and H.J. Neuhaus – TechLead Corp.
- Comprehensive Assembly and Reliability Study of 0201's for High Reliability Applications for Utilizing both a Pb-Free and Sn/Pb Assembly Process** 1313
Gnyaneshwar Ramakrishna and Bala Nandagopal, Tim Dick, Anthony Burton, Reggie Higdon, Mike Anvari, Mason Hu, Sue Teng, and Jie Xue – Cisco Systems, Inc.
- C4NP Technology for Lead-Free Solder Bumping** 1320
Eric Laine – SUSS MicroTec, Inc.; Eric Perfecto, Barrie Campbell, James Wood, James Busby, and John Garant – IBM Systems and Technology Group; Luc Guerin – IBM Microelectronics
- Novel Flip-Chip Technologies for Ultra-Thin Chip** 1326
Shinya Takyu, Mika Kiritani, Tetsuya Kurosawa and Noriko Shimizu, – Toshiba Corp. Semiconductor Co.; Akinori Sato, Jun Maeda, Masahisa Otsuka, and Hiroyuki Takamatsu – LINTEC Corp.

From Leaded to Lead-Free Assembly and New Packaging Technology Challenges	1333
Helene Lavoie, Marie-Claude Paquet, Julien Sylvestre, Sylvain Ouimet, Eric Duchesne, Stephane Barbeau, Marco Gauvin, and Valerie Oberson – IBM Canada	
Solder Joint Characteristics and Reliability of Lead-Free Area Array Packages Assembled under Various Tin-Lead Soldering Process Conditions	1340
Jennifer Nguyen, David Geiger, Daniel Rooney, and Dongkai Shangguan – Flextronics International	
30: Materials/Processes for Advanced Packaging	
<i>Chairs: Rajen Chanchani – Sandia National Labs; and Vaidyanathan Kripesh – Institute of Microelectronics</i>	
Nano-Scale Conductive Films with Low Temperature Sintering for High Performance Fine Pitch Interconnect	1350
Yi Li, Myung Jin Yim, Kyung Sik Moon, and C.P. Wong – Georgia Institute of Technology	
Development of Material and Processing Technology for High Thermal Conductive Multilayer Module	1356
Yasuhiro Kohara, Ryosuke Usui, Hideki Mizuhara, Atsuhiko Nishida, Mayumi Nakasato, Takaya Kusabe, Takeshi Nakamura, Nobuhisa Takakusaki, Yusuke Igarashi, and Yasunori Inoue – SANYO Electric Co., Ltd.	
Surface Micro-Patterning with Self-Assembled Monolayers Selectively Deposited on Copper Substrates by Ink-Jet Printing	1362
Stephen Ebbens, David A. Hutt, Changqing Liu, and Owain Williams – Loughborough University	
Realization of Electrical-Optical-Circuit-Board Self-Packaging	1368
D.K. Cai and A. Neyer – University of Dortmund	
In-Situ Characterization of Moisture Absorption and Desorption in a Thin BT Core Substrate	1375
Yi He and Xuejun Fan – Intel Corp.	
Silicon, Low-k Dielectric, and Nano-Scale Metal Interface Characterization Using Stress-Engineered Superlayer Test Methods	1384
Jiantao Zheng, Mitul Modi, Nicholas Ginga, and Suresh Sitaraman – Georgia Institute of Technology	
Ultra-Thin Die Characterization for Stack-Die Packaging	1390
Wei Sun, W.H. Zhu, F.X. Che, C.K. Wang, Anthony Y.S. Sun, and H.B. Tan – United Test & Assembly Center, Ltd. (UTAC)	
31: CSP/SIP/POP	
<i>Chairs: Altaf Hasan – Intel Corporation; and Young-Gon Kim – INTERSIL</i>	
High Density PoP (Package-on-Package) and Package Stacking Development	1397
Moody Dreiza and Akito Yoshida – Amkor Technology, Inc.; Kazuo Ishibashi – Nokia Japan Co., Ltd.; Tadashi Maeda – Panasonic Factory Solutions Co., Ltd.	
PoP (Package-on-Package) Stacking Yield Loss Study	1403
Kazuo Ishibashi – Nokia Japan Co.,Ltd.	
Chip Scale Module Package for WLAN Module Application	1409
Kai Liu, Badakere Guruprasad, Marimuthu Chelvam, Brett Dunlap, and Eric Gongora – STATS ChipPAC, Inc.; Robert Frye – RF Design Consulting, LLC	
Chip Scale Package Design for Thermal Performance in Mobile Handsets	1415
Cher Bai and Mark Veatch – Qualcomm, Inc.	

New Encapsulation Process for the SIP (System-in-Package)	1420
Tae Hyun Kim, Sung Yi, Hyoung Ho Seo, Tae Sung Jung, Yan Shuang Guo, and Jae Cheon Doh – Samsung Electro-Mechanics Co., Ltd.; Atsushi Okuno and Seog Hee Lee – Sanyu Rec. Co., Ltd.	
Flip Chip Package-in-Package (fcPiP): A New 3D Packaging Solution for Mobile Platforms	1425
Raj Pendse, B.S. Choi, Baker Kim, K.M. Kim, Y.C. Kim, Kenny Lee, Susan Park, and D.W. Yang – STATChipPAC, Inc.; Lily Zhao, Tom Gregorich, Pat Holmes, and Ed Reyes – Qualcomm Inc.	
Multi-Layer Copper-Dielectric Adhesion Challenges of 5-12 Micron Lines/Spaces for Next Generation SOP (System-on-Package) / Microprocessor Package Substrates	1431
Boyd Wiedenman, Venky Sundaram, Fuhan Liu, Ganesh Krishnan, Mahadevan Iyer, and Rao R. Tummala – Georgia Institute of Technology; Hugh Roberts, Patrick Brooks, and Kuldip Johal – Atotech USA	
32: Bump Reliability and Electromigration	
<i>Chairs: Jong-Kai Lin – Spansion, Inc.; and Rajen Dias – Intel Corporation</i>	
Joule Heating Effect on the Electromigration Lifetimes and Failure Mechanisms of Sn-3.5Ag Solder Bump	1436
Jang-Hee Lee, Yong-Duk Lee, and Young-Bae Park – Andong National University; Seung-Taek Yang, Min-Suk Suh, Qwan-Ho Chung, and Kwang-Yoo Byun – Hynix Semiconductor, Inc.	
Investigation of Intermetallic Compound Growth Enhanced by Electromigration in Pb-Free Solder Joints	1442
Seung-Hyun Chae, Brook Chao, Xuefeng Zhang, Jay Im, and Paul S. Ho – University of Texas, Austin	
Electromigration Study in Flip Chip Solder Joints	1450
Jae-Woong Nah – IBM T.J. Watson Research Center; Kai Chen, J.O. Suh, and K.N. Tu – University of California, Los Angeles	
Current Carrying Capability of Sn0.7Cu Solder Bumps in Flip Chip Modules for High Power Applications	1456
Lakshmi N. Ramanathan, Tien-Yu Tom Lee, and Jin-Wook Jang – Freescale Semiconductor, Inc.; Seung-Hyun Chae and Paul S. Ho – University of Texas, Austin	
Failure Mechanism of Sn-Ag-Cu Flip-Chip Solder Joints with Different Cu Weight Contents under Comparatively Low Current Stressing	1462
Yi-Shao Lai and Ying-Ta Chiu – Advanced Semiconductor Engineering, Inc.	
The Electromigration Investigation on the Newly Developed Pb-Free Sn-Zn-Ag-Al-Ga Solder Ball Interconnect	1467
Kwang-Lung Lin and Ger-Pin Lin – National Cheng Kung University	
Electromigration of Pb-Free Solder Flip-Chip Using Electroless Ni-P/Au UBM	1472
Yong-Min Kwon and Kyung-Wook Paik – KAIST	
33: Advances in Reliability and Testing	
<i>Chairs: Darvin R. Edwards – Texas Instruments, Inc.; and Don Gajewski – Freescale Semiconductor, Inc.</i>	
Continuous In-Situ Die Stress Measurements During Thermal Cycling Accelerated Life Testing	1478
M. Kaysar Rahim, Jordan Roberts, Jeffrey C. Suhling, Richard C. Jaeger, and Pradeep Lall – Auburn University	
Localized Stress Measurements – A New Approach Covering Needs for Advanced Micro and Nanoscale System Development	1490
Dietmar Vogel, Astrid Gollhardt, Juergen Keller, Bernd Michel, and Herbert Reichl – Fraunhofer IZM; Neus Sabate – Campus Universidad Autónoma de Barcelona	

Fiber Optic Strain and Structural Health Monitoring in Polymer Electronic Packaging	1498
Thomas Schreier-Alt, Frank Ansorge, and Herbert Reichl – Fraunhofer IZM	
High Speed Solder Ball Shear and Pull Tests vs. Board Level Mechanical Drop Tests: Correlation of Failure Mode and Loading Speed	1504
Fubin Song and S.W. Ricky Lee – Hong Kong University of Science and Technology; Keith Newman – Sun Microsystems; Bob Sykes and Stephen Clark – DAGE Holdings Ltd.	
Rapid Interface Reliability Testing of Flip Chip Encapsulants	1514
I. Rau, K.-F. Becker and H. Reichl – Technical University, Berlin; B. Wunderle – Fraunhofer IZM	
A Component Level Test Method for Evaluating the Resistance of Pb-Free BGA Solder Joints to Brittle Fracture under Shock Impact	1522
X.J. Zhao, J.F.J.M Caers, and J.W.C de Vries – Philips Applied Technologies; E.H. Wong and R. Ranjoo – Institute of Microelectronics	
Board-Level Solder Joint Reliability Study of Land Grid Array Packages for RF Applications Using a Laser Ultrasound Inspection System	1530
Jin Yang, Lizheng Zhang, and I. Charles Ume – Georgia Institute of Technology; Camil Ghiu and George White – Jacket Micro Devices, Inc.	
34: Bio and Flexible Electronics	
<i>Chairs: Isaac Robin Abothu – Georgia Institute of Technology; and Allison Xiao – National Starch and Chemical Company</i>	
Highly Conductive Flexible Transparent Polymeric Anode and its Application in OLEDs	1536
Guang-Feng Wang, Xiao-Ming Tao, and Rong-Xin Wang – Hong Kong Polytechnic University	
Large Area Cost-Efficient Electronics Systems Integration	1540
Karlheinz Bock, Gerhard Klink, Christof Strohhofer, Dieter Hemmetzberger, and Michel Feil – Fraunhofer IZM	
Deformable Silicon Electronics Using Segmentation and Flexible Interconnect	1544
T. Zoumpoulidis, L. Wang, M. Bartek, K.M.B. Jansen, and L.J. Ernst – Delft University of Technology	
Electrochemical Biosensors and Microfluidics in Organic System-on-Package Technology	1550
Janagama D. Goud, P. Markondya Raj, Jin Liu, Mahadevan Iyer, and Rao Tummala – Georgia Institute of Technology; Roger Narayan – University of North Carolina, Chapel Hill	
Design, Fabrication and Assembly of an Optical Biosensor Probe Package for OCT (Optical Coherence Tomography) Application	1556
C.S. Premachandran, Kelvin Chen Wei Sheng, Janak Singh, and Jason Teo – Institute of Microelectronics; Xu Yingshun, Chen Nanguang, and Colin Sheppard – National University of Singapore; Malini Olivo – National Cancer Centre, Singapore	
Wafer Level Assembly Methods for Complex Pathway Micro-Fluidic PCR Reactor	1561
Nancy Stoffel, Almon Fisher, Songsheng Tan, and Mark Boysel – Infotonics Technology Center; Joel W. Grover and Robert Juncosa – Thermal Gradient Inc.	
Wafer Level Processing of Silicon Arrays for Implantable Medical Devices	1567
Rajmohan Bhandari, Sandeep Negi, Loren Rieth, Richard Normann, and Florian Solzbacher – University of Utah; Michael Toepper – Fraunhofer IZM	

35: Lead Free Solder Processing

Chairs: Kyung-Wook Paik – Korean Advanced Institute of Science and Technology; and Chandra Jayaram – Intel Technology Sdn. Bhd.

Fluxless Bonding of Silicon to Molybdenum Using Sn-Rich Solders	1573
Pin J. Wang, Jong S. Kim, and Chin C. Lee – University of California, Irvine; Dongwook Kim – University of California, Irvine; Intel Corp.	
Effect of Composition and Cooling Rate on the Microstructure of SnAgCu-Solder Joints	1579
M. Mueller, S. Wiese, M. Roellig, and K.-J. Wolter – Technical University, Dresden	
Effects of Assembly Process Parameters on the Structure and Thermal Stability of Sn-Capped Cu Bump Bonds	1589
Alan Huffman, Matthew Lueck, Christopher Bower, and Dorota Temple – RTI International	
Critical Factors Affecting the Undercooling of Pb-Free, Flip-Chip Solder Bumps and In-Situ Observation of Solidification Process	1597
Sung K. Kang, Moon Gi Cho, Paul Lauro, and Da-Yuan Shih – IBM T.J. Watson Research Center	
Reliability of Cu Wire Bonding to Al Metallization	1604
Luke England and Tom Jiang – Micron Technology, Inc.	
Evaluation of High Compliant Low Ag Solder Alloys on OSP as a Drop Solution for the 2nd Level Pb-Free Interconnection	1614
Dongwook Kim, Daewoong Suh, Thomas Millard, Hyunchul Kim, Chetan Kumar, Mark Zhu, and Youren Xu – Intel Corp.	
Effect of Electrodeposition Conditions on Kirkendall Void Formation between Electrodeposited Cu Film and Sn-3.5Ag Solder	1620
Jong Yeon Kim and Jin Yu – KAIST; Taek Young Lee – Hanbat National University	

36: Electrical Modeling

Chairs: Moises Cases – IBM Corporation; and Henning Braunisch – Intel Corporation

Enhancement of Laguerre-FDTD with Initial Conditions for Fast Transient EM/Circuit Simulation	1626
K. Srinivasan, M. Swaminathan, and E. Engin – Georgia Institute of Technology	
Hierarchical Modeling and Computationally-Efficient Transient Simulation of On-Chip Power Grid	1632
In Jae Chung and Andreas C. Cangellaris – University of Illinois, Urbana-Champaign	
Implementation of Apertures in a MoM-Based Simulator for Stripline Packaging Problems	1638
Yi Cao, Derek Nielson, and Steven L. Dvorak – University of Arizona; Xing Wang – Nvidia Corporation	
Electrical-Optical High Speed Serial Server Scalability Link	1646
D.N. de Araujo – Ansoft Corporation; B. Mutnury and M. Cases – IBM System and Technology Group	
A Novel Approach for System Level Package Modeling to Address Signal and Power Integrity Issues	1653
X.C. Wei, E.X. Liu, Z.Z. Oo, and E.P. Li – Institute of High Performance Computing; R. Vahldieck – Swiss Federal Institute of Technology	
Compact Physical Models for Power Supply Noise and Chip/Package Co-Design of Gigascale Integration	1659
Gang Huang, Deepak C Sekar, Azad Naeemi, and James D. Meindl – Georgia Institute of Technology; Kaveh Shakeri – Cypress Semiconductor	

Multi-Rate Latency Insertion Method with RLCG-MNA Formulation for Fast Transient Simulation of Large-Scale Interconnect and Plane Networks	1667
Hideki Asai and Noritake Tsuboi – Shizuoka University	
37: Wednesday Poster Session	
<i>Chairs: Swapan Bhattacharya – Georgia Institute of Technology; Mark Eblen – Kyocera America, Inc.; and Michael Caggiano and Jerry Caggiano – Rutgers University</i>	
Premold on Substrate for MEMS Package	1673
Meng-Jen Wang, Kuo-Bin Yang, Sheng-Yang Peng, Wei-Min Hsiao, Feng-Yan Wang, and Wei-Chung Wang – Advanced Semiconductor Engineering, Inc.	
FlexConnects: A Cost-Effective Implementation of Compliant Chip-to-Substrate Interconnects	1678
Karan Kacker, Thom Sokol, and Suresh Sitaraman – Georgia Institute of Technology	
Mechanical and Electrical Characterization of Benzocyclobutene Membrane Packaging	1685
S. Seok, N. Rolland, and P.A. Rolland – IEMN/IRCICA	
Thermal Performance Enhancement for CSP Packages	1690
Danny Retuta, Yi Yi Ma, Rabi Kanth, Tan Hien Boon, Anthony Sun, and Susanto Tanary – United Test and Assembly Center, Ltd.	
Analysis of Field Loads in Automotive ECUs and MEMS Sensors	1696
David Pustan, Sebastian Fischer, and Juergen Wilde – University of Freiburg - IMTEK	
Assessment of Fluxless Solid Liquid Interdiffusion Bonding by Compressive Force of Au-PbSn and Au-SAC for Flip-Chip Packaging	1701
Teck Kheng Lee – Micron Semiconductor Asia Pte. Limited, Nanyang Technological University; Sam Zhang and C.C. Wong – Nanyang Technological University; A.C. Tan – Micron Semiconductor Asia Pte. Ltd.	
Adhesion and Reliability of Anisotropic Conductive Films (ACFs) Joints on Organic Solderability Preservatives (OSPs) Metal Surface Finish	1707
Hyoung-Joon Kim and Kyung-Wook Paik – KAIST	
The Influence of Interconnect Line Patterns Using Flat-Surface and Low-Dielectric-Loss Material under High Speed Signal Propagation	1714
M. Sugimura – Zeon Corporation; H. Imai, A. Morimoto, A. Teramoto, S. Sugawa, and T. Ohmi – Tohoku University; M. Nakayama, H. Oonuki, and O. Kawashima – Daisho Denshi Co., Ltd.; M. Kawasaki and M. Fujimura – Zeon Corp.	
Stacking Dies: Combined Virtual Prototyping and Reliability Testing Based Design Rules	1720
R.A. Real, D.G. Yang, and J. Pasion – NXP Semiconductors; W.D. van Driel and G.Q. Zhang – NXP Semiconductors, Delft University of Technology	
Effects of Heating Rate During ACFs Curing Process on Material Properties and Thermal Cycling Reliability of Flip-Chip Assembly	1725
Kyung-Woon Jang and Kyung-Wook Paik – KAIST	
Wafer-Level Film Selection for Stacked-Die Chip Scale Packages	1731
Daniel Shi and Xuejun Fan – Intel Corp.	
A Review on 3D Integrated Approaches in Multimode Optical Polymeric Waveguide Fabrication	1737
Tze Yang Hin, Changqing Liu, and Paul P. Conway – Loughborough University	
Simulation-Based Package Impedance Characterization of High Speed Differential Systems	1742
Om P. Mandhana – Freescale Semiconductor, Inc.; Jin Zhao – Sigrity, Inc.	

Electrical Design Space Exploration for High Speed Servers	1748
Caleb Wesley – North Carolina State University; Bhyrav Mutnury, Nam Pham, Erdem Matoglu, and Moises Cases – IBM Systems and Technology Group	
Efficient Evaluation of Substrate Warpage by Finite Element Method and Factorial Design Analysis	1754
Tsrong-Yi Wen and Shih-Chang Ku – VIA Technologies, Inc.	
Z-Axis NEXT & FEXT Reduction: Broadside Coupling Reduction Using Cu Vacuum Deposition in Mesh Reference Circuits	1760
Mark J. Bailey, Matthew S Doyle, and Roger A. Booth – IBM Corp.	
High Performance Coreless Flip-Chip BGA Packaging Technology	1765
David Chang, Y.P. Wang, and C.S. Hsiao – Siliconware Precision Industries Co., Ltd	
Warpage Measurement of Board Assemblies Using Projection Moiré System with Improved Automatic Image Segmentation Algorithm	1769
Wei Tan and I. Charles Ume – Georgia Institute of Technology	
Overview of Metal Lifted Failure Modes During Fine-Pitch Wirebonding Low k/ Copper Dies with Bond Over Active (BOA) Circuitry Design	1775
Chu-Chung Stephen Lee, TuAnh Tran, and Charles Miller – Freescale Semiconductor, Inc.	
A Study of Interfacial Moisture Diffusion at Cu/Epoxy Interface by FTIR-MIR Technique	1782
Edward K.L. Chan and Matthew M.F. Yuen – Hong Kong University of Science and Technology	
Board Design Influence on BGA Mechanical Reliability	1788
Ramgopal V. Uppalapati, Kristie Leiser, Mark Van Sickle, Satish Parupalli, and Vasu Vasudevan – Intel Corp.	
Sources of Creep Data Scattering of Solders in Micro-electronic Packaging	1796
Jin Yu, S.W. Shin and Sung Bum Kim – KAIST	
Study on Inter-Metallic Compound (IMC) at Interface of Pb-Free Solder and Nickel UBM for Mobile Application	1802
Joon Young Choi, In Soo Kang, Byung Jin Park, Yun Mook Park, and Gi Jo Jung – NEPES Corp.	
System-Design-for-Reliability Tools for Highly Integrated Electronic Packaging Systems	1809
Injoong Kim, Raghuram V. Pucha, Russell S. Peak, and Suresh K. Sitaraman – Georgia Institute of Technology	
Feasibility of SAB Using Nano-Adhesion Layer for Low-Temperature, GaN-Wafer Bonding	1815
Tadatomu Suga, Tsuguharu Wakamatsu, Masatake Akaike, Akitsu Shigetou, and Eiji Higurashi – University of Tokyo	
A Comparative Study of Sn3.5Ag and Sn3.8Ag0.7Cu for BGA Spheres on Ni/Au Finish	1819
Poh-Leng Eu, Min Ding, Huey-Jiun Hoh, Joachim Rayos, Peng Su, Wayne Lindsay, and Sheila Chopin – Freescale Semiconductor, Inc.; Ibrahim Ahmad – University Kebangsaan Malaysia	
Massive Spalling of Intermetallics in Solder Joints: A General Phenomenon that Can Occur in Multiple Solder-Substrate Systems	1825
S.C. Yang – National Central University; C.R. Kao – National Taiwan University	
Non-Conductive Films (NCFs) with Multi-Functional Epoxies and Silica Fillers for Reliable NCFs Flip-Chip on Organic Boards (FCOB)	1831
Chang-Kyu Chung and Kyung-Wook Paik – KAIST	

38: Thursday Poster Session

Chairs: Swapan Bhattacharya – Georgia Institute of Technology; Mark Eblen – Kyocera America, Inc.; and Michael Caggiano and Jerry Caggiano – Rutgers University

Mechanical Degradation, Thermal- and Electromigration in Large Volume Solder Joints	1839
Karsten Meier, Mike Roellig, Steffen Wiese, and Klaus-Juergen Wolter – Technology University, Dresden; Carsten Goette and Ulrich Deml – Siemens AG	
Different Wire Layouts for CMOS Inductors	1846
Päivi H. Karjalainen and Pekka Heino – Tampere University of Technology	
Monolithic Low Cost Ka-Band Wilkinson Power Dividers on Flexible Organic Substrates	1851
Stephen Horst, Swapan Bhattacharya, Manos Tentzeris, and John Papapolymerou – Georgia Institute of Technology	
RF Characterisation and Process Control for Passive Integration Components	1855
P.J. van der Wel, J.F. Dijkhuis, C. Chanlo, H.K.J. ten Dolle, L.C.M. van den Oever, and R.J. Havens – NXP Semiconductors	
Linking Geometrical and Electrical Parameters of Flex Substrate Vertical Interconnects for 2.5D System-in-Package Design	1861
Uwe Maass, Christian Richter, Ivan Ndip, Jan Hefer, and Stephan Guttowski – Fraunhofer IZM; David Dmitry Polityko and Herbert Reichl – Technical University, Berlin	
Organic-Based RF Capacitors with Ceramic-Like Properties	1866
Jin-Hyun Hwang, P. Markondeya Raj, Isaac Robin Abothu, Chong Yoon, Mahadevan Iyer, and Rao Tummala – Georgia Institute of Technology; Hyung-Mi Jung and Jong-Kuk Hong – Samsung Electro-Mechanics Co.	
Low-Loss Flex Circuit Interconnect: Development of Reduced Insertion-Loss Flexible Packaging	1870
Matthew S. Doyle, Wesley Martin, David Pease, and Trevor Timpane – IBM Corp.	
Metal-Transfer-Micromolded RF Components for System-On-Package (SOP)	1877
Yanzhu Zhao, Yong-Kyu Yoon, and Mark G. Allen – Georgia Institute of Technology	
A Post-Processing De-Embedding Technique and Effect of TRL Measurement Using an Incorrect Fixturing	1884
Lih-Tyng Hwang – Motorola; Shun-Meen Kuo – Freescale Semiconductor	
Ultra-Compact Power Conversion Based on a CMOS-Compatible Microfabricated Power Inductor with Minimized Core Losses	1889
Preston Galle, Xiaosong Wu, Luke Milner, Seong-Hyok Kim, and Mark G. Allen – Georgia Institute of Technology; Peter Johnson, Peter Smeys, Peter Hopper, and Kyuwoon Hwang – National Semiconductor Corp.	
The New Heart Beat of Electronics – Silicon MEMS Oscillators	1895
Wan-Thai Hsu and Minfan Pai – Discera Inc.	
Design, Integration and Testing of Fluidic Dispensing Control Valve into a DNA/RNA Sample Preparation Microfluidic Package for Lab on a Chip (LOC) Applications	1900
Ling Xie, C.S. Premachandran, Ser Choong Chong, and Michelle Chew – Institute of Microelectronics	
Study on the Board Level Reliability Test of Package on Package (PoP) with 2nd Level Underfill	1905
Joon-Yeob Lee, Tae-Kyung Hwang, Jin-Young Kim, Min Yoo, Eun-Sook Sohn, and Ji-Young Chung – Amkor Technology Korea, Inc.; Moody Dreiza – Amkor Technology, Inc.	

Novel Monolayer-Enhanced Non-Conductive Film (NCF) for Ultra-Fine Pitch High Performance Interconnect in Lead-Free Electronics	1911
Yi Li, Myung Jin Yim, and C.P. Wong – Georgia Institute of Technology	
A Large Area and Two- Dimensional Optical Interconnection Platform	1916
Sung Hwan Hwang, Mu Hee Cho, Sae-Kyoung Kang, Tae-Woo Lee, and Hyo-Hoon Park – Information and Communications University; Byung Sup Rho – Korea Photonics Technology Institute	
Comparative Analysis of Electrical Performance on Coreless and Standard Flip-Chip Substrate	1921
Robert Sung, Kevin Chiang, Yu-Po Wang, and C.S. Hsiao – Siliconware Precision Industries Co., Ltd.	
Characterization and Modeling of Thin Film Interface Strength Considering Mode Mixity	1925
An Xiao, L.G. Wang, L.J. Ernst, and O. Van der Sluis – Delft University of Technology; W.D. Van Driel and G.Q. Zhang – Delft University of Technology, NXP Semiconductors; D.G. Yang – NXP Semiconductors	
Highly Efficient Modeling Automation for Electronic Package Thermal Analysis	1931
Yuan Xiang Zhang, Lihua Liang, and Yangjian Xia – Zhejiang University of Technology; Yong Liu, Scott Irving, and Timwah Luk – Fairchild Semiconductor Corp.	
Transmission Line Characteristics of a CNT-Based Vertical Interconnect Scheme	1936
Chee Wee Tan and Jianmin Miao – Nanyang Technological University	
Effect of Poly (4-Styrene Sulfonic Acid) on the Surface Resistivities of Sulfonated Poly (Styrene-B-Ethylenebutylene-B-Styrene) Filled with Multiwalled Carbon Nanotubes (MWNT) for Antistatic Coating and EMI Shielding	1942
Seon Suk Lee, Il Ho Kang, Sung Hun Jin, Deok Kyu Choi, and Dai Soo Lee – Chonbuk National University	
A Design Methodology for the Yield Enhancement of MEMS Designs with Respect to Process Induced Variations	1947
Shyam Praveen Vudathu and Rainer Laur – University of Bremen	
High-Seed GDDRIII System Implementation by Channel Signal and Power Integrity Factorial Design	1953
Jimmy Hsu and Randy Hsiao – VIA Technologies, Inc.	
Low-Cost Hybrid WDM Module Integrated on Planar Lightwave Circuit (PLC) with a Coated WDM Filter Using Passive Alignment Technique	1959
Jung Woon Lim, Sung Hwan Hwang, Seon Hoon Kim, and Byung Sup Rho – Korea Photonics Technology Institute; Boo-Gyoun Kim – Soongsil University	
The Sn Whisker Growth Evolution of IC Packaging on the PC Board Assembly	1964
Jeffrey C.B. Lee – IST-Integrated Service Technology; P.C. Chen and C.G. Tyan – YAMI Association	
Label-Free Protein Detection by ZnO Nanowire-Based Bio-Sensors	1971
Jin Liu, Janagama Goud, P. Markondeya Raj, Mahadevan Iyer, Zhonglin Wang, and Rao R. Tummala – Georgia Institute of Technology	
Paper-Based Ultra-Low-Cost Integrated RFID Tags for Sensing and Tracking Applications	1977
Amin Rida, Rushi Vyas, Serkan Basat, Antonio Ferrer-Vidal, Li Yang, Swapan K. Bhattacharya, and Manos M. Tentzeris – Georgia Institute of Technology	
Assembling Carbon Nanotube Bundles Using Transfer Process for Fine-Pitch Electrical Interconnect Applications	1981
Lingbo Zhu, Kyoung-Sik Moon, Brian Bertram, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	

A New Carrier Transport Model for Light Emitting Devices with Quantum Well	1986
Chin C. Lee – University of California, Irvine	
Characteristics of a Driver Amplifier Integrated 40 Gb/s EML Module	1994
Ho-Gyeong Yun, Kwang-Seong Choi, Yong-Hwan Kwon, Joong-Seon Choe, and Jong-Tae Moon – ETRI	
39: Friday Student Poster Session	
<i>Chairs: Swapan Bhattacharya – Georgia Institute of Technology; Mark Eblen – Kyocera America, Inc.</i>	
A Triple Balanced Mixer in Multi-Layer Liquid Crystalline Polymer (LCP) Substrate	2000
Wansuk Yun, Venky Sundaram, and Madhavan Swaminathan – Georgia Institute of Technology	
Assembling Carbon Nanotube Films as Thermal Interface Materials	2006
Lingbo Zhu, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	
Characterization of Nano-Grained High Aspect Ratio Through-Wafer Copper Interconnect Column	2011
Luhua Xu, Pradeep Dixit, John H.L. Pang, and Jianmin Miao – Nanyang Technological University; Xi Zhang and King-Ning Tu – University of California, Los Angeles; Robert Preisser – Atotech, Deutschland GmbH	
Design of On-Chip Microchannel Fluidic Cooling Structures	2017
Mingyuan Zhao and Z. Rena Huang – Rensselaer Polytechnic Institute	
Fully Embedded High-Q Passives and Band Pass Filters for Low Cost Organic RF SOP (System on Package) Applications	2024
Seung J. Lee, Hwan H. Lee, and Jae Y. Park – Kwangwoon University	
Intelligent Textiles Based on MEMS Technology	2030
Maozhou Meng and Honghai Zhang – Huazhong University of Science and Technology; Yong Xu – Wayne State University; Sheng Liu – Huazhong University of Science and Technology, Wayne State University	
Vertically Coupled Polymer Microdisk Resonators Fabricated by Photolithography Technique	2035
Lin Luan, Sang-Yeon Cho, and Nan Marie Jokerst – Duke University	