14th International Conference "Mixed Design of Integrated Circuits & Systems"

Ciechocinek, Poland
21-23 June 2007

Volume 1 of 2

IEEE Catalog Number: 07EX1721
ISBN: 83-922632-4-3

Table of Contents

Preface 3

Table of Content 7

General Invited Papers

Characterization at Cryogenic Temperatures of Piezostacks Dedicated to Fast Tuners for SRF Cavities 17
M. FOUAIDY, G. MARTINET, N. HAMMOUDI, F. CHATELET, A. OLIVIER (IPNO, FRANCE)

Evolution of the Classical Functional Integration Towards a 3D Heterogeneous Functional Integration 23
J.-L. SANCHEZ, A. BOURENNANE, M. BREIL, P. AUSTIN, M. BRUNET, J.P. LAUR (LAAS-CNRS and Univ. Toulouse, FRANCE)

Modelling of Thin Film Transistors for Circuit Simulation 35
B. INIGUEZ (Univ. Rovira i Virgili, SPAIN), R. PICOS (Univ. Illes Balears, SPAIN), M. ESTRADA, A. CERDEIRA (CINVESTAV, MEXICO), T.A. YTTERDAL (Norwegian Univ. of Science and Techn., NORWAY), W. JACKSON (HP Labs, USA), A. KOUDYMOV, D. VEKSLER, M.S. SHUR (Rensselaer Polytechnic Inst., USA)

STARC's Semiconductor Design Technology Research Activities and the HiSIM2 Advanced MOSFET Model Project 41
Y. FURUI (STARC, JAPAN), M. MIURA-MATTAUSCH, N. SADACHIKA, M. MIYAKE, T. EZAKI, H.J. MATTAUSCH (Hiroshima Univ., JAPAN), T. OHGURO, T. IIZUKA, R. INAGAKI, N. FUDANUKI (STARC, JAPAN)

Tradeoffs and Optimization in Analog CMOS Design 47
D.M. BINKLEY (The Univ. of North Carolina at Charlotte, USA)

Compact Modelling Special Session

A Unified Carrier-based Model for Symmetric Double-gate and Surrounding-gate MOS Transistors 63
J. HE, W. BIAN, Y. TAO, F. LIU, X. ZHANG (Peking Univ., CHINA), W. WU, T. WANG, M. CHAN (Hong Kong Univ. of Science & Techn., HONG KONG)

Development of MPW Service for Academies Based on ITE Proprietary CMOS Process 69
D. OBRĘBSKI, K. KUCHARSKI, M. GRODNER, A. KOKOSZKA, A. MALINOWSKI, J. LESIŃSKI, D. TOMASZEWSKI, J. MALESIŃSKA (Institute of Electron Techn., POLAND)

EKV3 Parameter Extraction and Characterization of 90nm RF-CMOS Technology 74
S. YOSHITOMI (Toshiba Corp. Semiconductor Company, JAPAN), A. BAZIGOS (National Tech. Univ. Athens, GREECE), M. BUCHER (Tech. Univ. Crete, GREECE)

Electrical Characteristics in n- and p-MOSFETs with Slightly Tilted Off-axis (110) Channel 80
H.S. MOMOSE, S. YOSHITOMI, K. KOJIMA, T. OHGURO, Y. TOYOSHIMA (Toshiba Corp. Semiconductor Company, JAPAN), H. ISHIUCHI (Toshiba Corp. Research and Development Center, JAPAN)

Experiments and Modeling of Dynamic Floating Body Effects in 1T-DRAM Fully Depleted SOI Devices 84
M. BAWEDIN (Univ. Catholique de Louvain, BELGIUM and INPG, FRANCE), S. CRISTOLOVEANU (INPG, FRANCE), V. DESSARD (CISSOID, BELGIUM), D. FLANDRE (Univ. Catholique de Louvain, BELGIUM)

Model Parameter Extraction for the High Voltage SOI-Process Using BSIMSOI3 Model and ICCAP 89
J. PIECZYNSKI (Fraunhofer Inst. for Microelectronic Circuits and Systems, GERMANY), T. GNEITING (AdMOS GmbH Advanced Modeling Solutions, GERMANY)

Structured Design Based on the Inversion Factor Parameter: Case Study of $\Delta\Sigma$ Modulator System 95
D. STEFANOVIC (EPFL, SWITZERLAND), S. PESENTI (Marvell Semiconductor, SWITZERLAND), M. PASTRE, M. KAYAL (EPFL, SWITZERLAND)

CARE Project Special Session

A Novel Approach for Hardware Implementation of a Detuning Compensation Control System for SC Cavities 105
K. PRZYGODA (Tech. Univ. Lodz , POLAND), R. PAPARELLA (Univ. degli Studi di Milano, ITALY)

In Situ Measurement of Neutron and Gamma Radiation Exposures During Intercontinental Flights Using Electronic Personal Dosimeter and Bubble Detectors 110
B. MUKHERJEE (Deutsches Elektronen-Synchrotron, GERMANY), D. MAKOWSKI (Tech. Univ. Lodz, POLAND), V. MARES (GSF-National Research Centre, GERMANY), D. RYBKA (Warsaw Univ. of Techn., POLAND), S. SIMROCK (Deutsches Elektronen-Synchrotron, GERMANY)

Integral Interface - Universal Communication Interface for FPGA-based Projects 115
A. PIOTROWSKI, S. TARNOWSKI, G. JABŁOŃSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Low-latency Implementation of Coordinate Conversion in Virtex II Pro FPGA 120
G. JABŁOŃSKI, K. PRZYGODA (Tech. Univ. Lodz, POLAND)

RadTest - Testing Board for the Software Implemented Hardware Fault Tolerance Research 124
A. PIOTROWSKI, D. MAKOWSKI, S. TARNOWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Sinusoidal Signal Synthesis from Vector Values with Small Quantity of Samples 129
S. TARNOWSKI, A. PIOTROWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Advanced Logic Synthesis with Application to FPGA-based Implementations

Programmable Hardware Implementation Based on Four Walsh Sequences 135
B.J. FALKOWSKI (Nanyang Techn. Univ., SINGAPORE), T. SASAO (Kyushu Inst. of Techn., JAPAN), T. ŁUBA (Warsaw Univ. of Techn., POLAND)

Logic Synthesis Importance in FPGA-based Designing of Image and Signal Processing Systems 141
P. TOMASZEWICZ, M. NOWICKA (Warsaw Univ. of Techn., POLAND), B.J. FALKOWSKI (Nanyang Techn. Univ., SINGAPORE), T. ŁUBA (Warsaw Univ. of Techn., POLAND)

Reconfigurable FPGA-based Hardware Accelerator for Embedded DSP 147
G. RUBIN, M. OMIELJANOWICZ, A. PETROVSKY (Bialystok Tech. Univ., POLAND)

Distributed Arithmetic Based Implementation of Fourier Transform Targeted at FPGA Architectures 152
M. RAWSKI, M. WOJTYŃSKI, T. WOJCIECHOWSKI, P. MAJKOWSKI (Warsaw Univ. of Techn., POLAND)

Synthesis of Control Unit with Modified Microinstructions 157
A. BARKALOV, L. TITARENKO, J. BIEGANOWSKI (Univ. Zielona Góra, POLAND)

CLEAN Workshop

Static Power Consumption in Nano-CMOS Circuits: Physics and Modelling 163
W. KUŹMICZ, E. PIWOWARSKA, A. PFITZNER, D. KASPROWICZ (Warsaw Univ. of Techn., POLAND)

System Level Optimization of Static Power Consumption in Nano-CMOS Circuits 169
D. HELMS (OFFIS, GERMANY)

Static Power Reduction in Nano CMOS Circuits through an Adequate Circuit Synthesis 172
L. JÓŹWIAK, D. GAWŁOWSKI, A. ŚLUSARCZYK, A. CHOJNACKI (Eindhoven Univ. of Techn., THE NETHERLANDS)

1 Design of Integrated Circuits and Microsystems

A 3.4 Gb/s Low Latency 1 bit Input Digital FIR-filter in 0.13 um CMOS 181
H. FREDRIKSSON, C. SVENSSON, A. ALVANDPOUR (Linköping Univ., SWEDEN)

A Continuous MVL Gate Using Pseudo Floating-Gate 185
O. MIRMOTAHARI, J. LOMSDALEN, Y. BERG (Univ. Oslo, NORWAY)

A Heuristic Approach to System-level Design Problems 189
A. PUŁKA (Silesian Univ. of Techn., POLAND)

A Kick-back Reduced Comparator for a 4-6-bit 3-GS/s Flash ADC in a 90nm CMOS Process 195
T. SUNDSTRÖM, A. ALVANDPOUR (Linköping Univ., SWEDEN)

A Low-noise Current Preamplifier in 120nm CMOS Technology 199
H. UHRMANN, H. ZIMMERMANN (Tech. Univ. Wien, AUSTRIA)

A Low-power Strategy for Delta-Sigma Modulators 203
S. PESENTI, P. CLEMENT (Marvell Semiconductor, SWITZERLAND), D. STEFANOVIC, M. KAYAL (EPFL, SWITZERLAND)

A Novel Fully-differential Gm-C Filter Structure for Communication Channel Equalizer 209
P. ALIPARAST, A. KHOEI, K. HADIDI (Urmia Univ., IRAN)

A Simple and Accurate Track-and-Hold Circuit Using Operational Transconductance Amplifier 215
J.-K. SEON, K.-H. NAM, S.-H. KANG, K.-S. BAE, J.-B. KIM (LG Industrial Systems, KOREA)

Active Suppression of Substrate Noise in CMOS Integrated Circuits 219
G. BLAKIEWICZ (Gdansk Univ. of Techn., POLAND)

An Undersampling Digital Microphone Utilising Second Order Noise Shaping 225
S. SOELL, B. PORR (Glasgow Univ., UK)

Analog, Continuous Time, Fully Parallel, Programmable Image Processor Based on Vector Gilbert Multiplier 231
R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND, Univ. Alberta, CANADA and Poznan Univ. of Techn., POLAND)

Analysis of Basic Pausable Local Clock Signal Generator 237
A. SOBCZYK, A. ŁUCZYK, W. PLESKACZ (Warsaw Univ. of Techn., POLAND)

Comparison of Two Pole-Zero Cancellation Circuits for Fast Charge Sensitive Amplifier in CMOS Technology 243
P. GRYBOŚ, P. MAJ, R. SZCZYGIEŁ (AGH Univ. of Science and Techn., POLAND)

Compound Current Conveyor with Reduced Current Tracking Error 247
E. ERGUN, M. ULUTAS (Ondokuz Mayis Univ., TURKEY)

Current Mode Analog Kohonen's Neural Network 250
T. TALAŚKA (Univ. of Techn. and Life Sciences, POLAND), R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND, Univ. Alberta, CANADA and Poznan Univ. of Techn., POLAND), R. WOJTYNA (Univ. of Techn. and Life Sciences, POLAND)

Current-mode LP CMOS Active Filter for Very Low Frequency Applications 256
T. KULEJ (Tech. Univ. Częstochowa, POLAND)

Design of a Cascoded Operational Amplifier with High Gain 260
B. LIPKA, U. KLEINE (Otto-von-Guericke Univ. Magdeburg, GERMANY)

Design of CMCU with EOLC and Encoding of Collections of Microoperations 262
A. BARKALOV, M. KOŁOPIEŃCZYK, L. TITARENKO (Univ. Zielona Góra, POLAND)

Design of Operational Amplifier with Low Power Consumption in 0.35um Technology 266
J. KOLCZYŃSKI (Tech. Univ. Lodz, POLAND)

Digital Implementation of a Programmable Reconfigurable Fuzzy Automaton for Control Applications 270
A. WIELGUS, M. MACIĄG (Warsaw Univ. of Techn., POLAND)

FPGA Based Accelerator for Simulated Annealing with Greedy Perturbations 274
M. ŁUKOWIAK (Rochester Inst. of Techn., USA), B. CODY (Kulicke & Soffa Industries, USA)

Hardware Support for Combined Interval and Floating Point Multiplication 278
A. AMARICAI, M. VLADUTIU, L. PRODAN, M. UDRESCU, O. BONCALO (Politeh. Univ. of Timisoara, ROMANIA)

Hierarchical Asynchronous Multiplexer for Readout Front-end ASIC for Multi-element Detectors in Medical Imaging 283
R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND, Univ. Alberta, CANADA and Poznan Univ. of Techn., POLAND), K. INIEWSKI (CMOS Emerging Techn. Inc., CANADA)

Implementation of Cholesky LL^T-decomposition Algorithm in FPGA-based Rational Fraction Parallel Processor 287
O. MASLENNIKOW, P. RATUSZNIAK (Tech. Univ. Koszalin, POLAND), A. SERGYIENKO (Nat. Techn. Univ. of Ukraine, UKRAINE)

Improved Low-power Low-voltage CMOS Comparator for 4-bit Flash ADCs for UWB Applications 293
J. OLIVEIRA, J. GOES, N. PAULINO (UNL Univ., PORTUGAL), J. FERNANDES (INESC-ID, PORTUGAL)

Integrated Thermo-electro-mechanical Modeling of 3D e-Cubes Structures 297
G. JANCZYK, T. BIENIEK, P. JANUS, A. KOCIUBIŃSKI, P. GRABIEC, J. SZYNKA (Institute of Electron Techn., POLAND), S. REITZ, P. SCHNEIDER, E. KAULFRESH, J. WEBER (Fraunhofer Institute, GERMANY)

Log-domain Linear SVM Classifier 301
L. FESTILA, R. GROZA, M. CIRLUGEA, A. FAZAKAS (Tech. Univ. Cluj-Napoca, ROMANIA)

Low Power High Speed Switched Current Comparator 305
Y. SUN, Y. WANG, F. LAI (Harbin Inst. of Techn., CHINA)

On Hardware Implementation of FlexRay Bus Guardian Module 309
P.M. SZECÓWKA, M.A. ŚWIDERSKI (Wrocław Univ. of Techn., POLAND)

Optimisation of Laser Scanner Parameters Using Neural Networks 313
M. PODOLSKI (Warsaw Univ. of Techn., POLAND)

Performance Modelling and Optimisation of RF Circuits Using Support Vector Machines 317
X. REN, T. KAZMIERSKI (Univ. Southampton, UK)

Pull Down Network Minimization, Based on Equivalent Functions Concept, in DCVS Circuit Design 322
H. MOHTASHAMI, K. NAVI (Shahid Beheshti Univ., IRAN), A. MAHINI (Iran Univ. of Science and Techn., IRAN), M. SHARIFAN (Shahid Beheshti Univ., IRAN)

Realization of Tunable Periodical Differential Transmission Lines on Silicon 328
S.E. EL RAI, A.H. PAWLIKIEWICZ (ATMEL Corp., USA), D. JÄGER (Univ. Duisburg-Essen, GERMANY), R. TEMPEL (ATMEL Corp., USA)

RF CMOS or SiGe BiCMOS for RF and Mixed Signal Circuit Design 333
A.H. PAWLIKIEWICZ, S.E. EL RAI (ATMEL Corp., USA)

Some Practical Aspects of Integrated 2.4GHz Quadrature VCO Design 339
E. KURJATA-PFITZNER, A. SZYMAŃSKI, J. LESIŃSKI (Institute of Electron Techn., POLAND)

Speed Enhancement and Linearity Analysis for a Rail-to-Rail Input Opamp in 120nm CMOS 344
W.X. YAN, H. ZIMMERMANN (Tech. Univ. Wien, AUSTRIA)

Superscalar MOVE Architecture for Power-aware Computing 349
A. ŁUCZYK (Warsaw Univ. of Techn., POLAND)

2 Thermal Issues in Microelectronics

Application of RC Equivalent Networks to Modelling of Nonlinear Thermal Phenomena 357
M. KAMIŃSKI, M. JANICKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Convective Cooling Evaluation of Electronic Devices Using Lock-in Thermography 363
T. ŚWIĄTCZAK, B. WIĘCEK, K. TOMALCZYK (Tech. Univ. Lodz , POLAND)

Correction to Thermal Impedance Measurements Made Under Non-equilibrium Conditions 369
F. MASANA (Tech. Univ. Catalunya, SPAIN)

Device Level Electrothermal Analysis of Integrated Resistors 375
B. VERMEERSCH, G. DE MEY (Ghent Univ., BELGIUM)

Effective Supervisors for Predictive Methods of Dynamic Power Management 381
A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)

Optimal Placement of Eletronic Devices in Forced Convective Cooling Conditions 387
M. FELCZAK, B. WIĘCEK (Tech. Univ. Lodz, POLAND)

Parameters Identification of Embedded PTAT Temperature Sensors for CMOS Circuits 392
A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)

Thermal Imaging of Actively Cooled High-power Laser Bars 396
A. KOZŁOWSKA (Institute of Electron Techn., POLAND), M. ZIEGLER, J.W. TOMM (Max Born Inst., GERMANY), R.P. SARZAŁA, W. NAKWASKI (Tech. Univ. Lodz, POLAND)

3 Analysis and Modelling of ICs and Microsystems

Accuracy of Analytical Evaluation of Interconnection Capacitances in Crossing Buses 403
A. JAROSZ (Institute of Electron Techn., POLAND), A. PFITZNER (Warsaw Univ. of Techn., POLAND)

Behavioural Modelling and Simulation of Dual Cascaded PLL Based Frequency Synthesizer 407
A.A. TELBA (King Saud Univ., SAUDI ARABIA and Univ. of Bradford, UK), S. MANZOOR QASIM (King Saud Univ., SAUDI ARABIA), J.M. NORAS (Univ. of Bradford, UK), B. ALMASHARY, M.A. EL ELA (King Saud Univ., SAUDI ARABIA)

Compensation of Calculations Duration on Converters Output Voltage in Digitally Controled Converters Based on Law of Conservation of Energy - Project "Bumblebee" 412
J. KACZMAREK, A. MAZUREK (Tech. Univ. Koszalin, POLAND)

Current Distribution Modelling in Electroconductive Textiles 418
J. BANASZCZYK, G. DE MEY, A. SCHWARZ, L. VAN LANGENHOVE (Ghent Univ., BELGIUM)

Hardware Fault Free Simulation for SoC 424
V. HAHANOV, M. KAMINSKA, W. GHRIBI, A. HAHANOVA (Kharkov National Univ. of Radioel., UKRAINE)

Investigation of Substrate Noise Coupling and Isolation Characteristics for a 0.35um HV CMOS Technology 429
W. PFLANZL, E. SEEBACHER (austriamicrosystems AG, AUSTRIA)

Mixed-mode Simulation and Analysis of Digital Single Event Transients in Fast CMOS ICs 433
M. TUROWSKI, A. RAMAN (CFDRC, USA), G. JABŁOŃSKI (Tech. Univ. Lodz, POLAND)

Modeling and Co-simulation of Integrated Micro- and Nanosystems 439
P. JANUS, T. BIENIEK, A. KOCIUBIŃSKI, P. GRABIEC (Institute of Electron Techn., POLAND), G. SCHRÖPFER (Coventor Sarl, FRANCE)

Modeling and the Simulator of Digital Circuits in Object-oriented Programming 444
S. SENCZYNA (Silesian Univ. of Techn., POLAND)

Modeling Power Amplifier Nonlinearities with Artifical Neural Network 449
J. POCHMARA (Poznan Univ. of Techn., POLAND)

Multi-tool Constraint Verification 454
A. SCHÄFER (Univ. Siegen, GERMANY), J. FREUER (Univ. Oldenburg, GERMANY), K. HAHN (Univ. Siegen, GERMANY), W. NEBEL (Univ. Oldenburg and OFFIS, GERMANY), R. BRÜCK (Univ. Siegen, GERMANY)

Nonlinear Model of Electrokinetic Phenomena in VHDL-AMS 460
K. ŚLUSARCZYK, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Parameter Extraction for Simplified RF NMOSFET Equivalent Circuit Using SPICE 464
G. ANGELOV, M. HRISTOV, O. ANTONOVA, E. GADJEVA (Tech. Univ. Sofia, BULGARIA)

System-level Analysis of O-QPSK Transceiver for 2.4-GHz Band IEEE 802.15.4 ZigBee Standard 469
A. EL OUALKADI, L. VANDENDORPE, D. FLANDRE (Univ. Catholique de Louvain, BELGIUM)

4 Microelectronics Technology and Packaging

Fabrication of MOS-compatible Ion-sensitive Devices for Water Pollution Monitoring (WARMER) 477
M. ZABOROWSKI, B. JAROSZEWICZ, D. TOMASZEWSKI, P. PROKARYN (Institute of Electron Techn., POLAND), E. MALINOWSKA, E. GRYGOŁOWICZ-PAWLAK (Warsaw Univ. of Techn., POLAND), P. GRABIEC (Institute of Electron Techn., POLAND)

Polysiloxane Thin Films Optimisation for Potassium Detection Using EIS Characterisation with Microelectrode Structures 482
B. TORBIÉRO, J. LAUNAY, A. BENYAHIA, A. MARTINEZ, P. TEMPLE-BOYER (LAAS-CNRS and Univ. Toulouse, FRANCE)

5 Testing and Reliability

Convolution Blocks Based on Self-checking Operators 487
D. FRANCO, J.-F. NAVINER, L. NAVINER (GET/Telecom Paris, FRANCE)

CPLD Based Development Board for Mixed Signal Chip Testing 492
P. ŚNIATAŁA, J. PIERZCHLEWSKI, A. HANDKIEWICZ (Poznan Univ. of Techn., POLAND), B. NOWAKOWSKI (Atrem Sp. z o.o., POLAND)

Crosstalk-insensitive Method for Testing of Delay Faults in Interconnects between Cores in SoCs 496
T. GARBOLINO, K. GUCWA, M. KOPEĆ, A. HŁAWICZKA (Silesian Univ. of Techn., POLAND)

C-V Characterization of Nonlinear Capacitors Using CBCM Method 501
T. SUTORY, Z. KOLKA (Brno Univ. of Techn., CZECH REPUBLIC)

Facet Heating Mechanisms in High Power Semiconductor Lasers Investigated by Spatially Resolved Thermoreflectance 506
D. PIERŚCIŃSKA, K. PIERŚCIŃSKI, A. KOZŁOWSKA (Institute of Electron Techn., POLAND), A. MALĄG (Inst. of Electronic Materials Techn., POLAND), A. JASIK, M. BUGAJSKI (Institute of Electron Techn., POLAND)

Multi Background Memory Testing 511
S. YARMOLIK (Belarusian State Univ. of Inf. and Radioel., BELARUS), I. MROZEK (Bialystok Tech. Univ., POLAND)

Novel Step-ramp Signal for Testing ADCs and DACs 517
Y.C. WEN (Cheng Kung Univ., TAIWAN)

Optimal Excitation in Fault Diagnosis of Analog Electronic Circuits 523
Ł. CHRUSZCZYK, J. RUTKOWSKI, D. GRZECHCA (Silesian Univ. of Techn., POLAND)

Random Access Memory Faults Descriptions and Simulation Using VHDL 529
A. IVANIUK (Belarusian State Univ. of Inf. and Radioel., BELARUS)

Self-adjusting Output Data Compression for RAM with Word Error Detection and Correction 535
S. MUSIN, A. IVANIUK (Belarusian State Univ. of Inf. and Radioel., BELARUS), V. YARMOLIK (Tech. Univ. Bialystok, POLAND)

Spectral Modification of the LFSR - Sequence for Test Patterns Generation Improvement 539
P. PORWIK, K. WRÓBEL (Univ. of Silesia, POLAND)

The Influence of Defect Distribution Function Parameters on Test Patterns Generation 545
M. RAKOWSKI, W. PLESKACZ, P. BORKOWSKI (Warsaw Univ. of Techn., POLAND)

6 Power Electronics

Application of Advanced Thermal Analysis Method for Investigation of Internal Package Structure 553
J. BANASZCZYK (Ghent Univ., BELGIUM), M. JANICKI (Tech. Univ. Lodz, POLAND), B. VERMEERSCH, G. DE MEY (Ghent Univ., BELGIUM), A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

CMOS Dual-channel 0.5A Power Switch for Power Distribution via USB Port 559
V. NAGY, V. STOPJAKOVÁ, J. BRENKUŠ, M. ŠIMLAŠTÍK, M. KONFAL (Slovak Univ. of Techn., SLOVAKIA)

Comparison of Classic DC/DC Converters with Converters Equipped with Analog-Digital Regulator Based on Law of Conservation of Energy (Bumblebee Type) 564
J. KACZMAREK, A. MAZUREK (Tech. Univ. Koszalin, POLAND)

Configurable High Side Power Switch in Smart Power Technology 570
P. DEL CROCE, J. HADZI VUKOVIC, B. MELDT, M. LADURNER (Infineon, AUSTRIA)

Design of an Integrated Self-switching Mode Device for Power Converters 574
F. CAPY, A. BOURENNANE, M. BREIL (LAAS-CNRS, FRANCE), F. RICHARDEAU (LAPLACE, FRANCE), E. IMBERNON, J.-L. SANCHEZ, J.P. LAUR, P. AUSTIN (LAAS-CNRS, FRANCE)

Improving Measuring Procedures in DC-DC Converters 580
M. CIRLUGEA, V. POPESCU, L. FESTILA, R. GROZA (Tech. Univ. Cluj-Napoca, ROMANIA)

New Concept of DC/DC Converters Digital Control Based on Law of Conservation of Energy - Project "Bumblebee" 586
J. KACZMAREK, A. MAZUREK (Tech. Univ. Koszalin, POLAND)

Piezoelectric Transformer Efficiency Tests in a Digitally Controlled Converter Circuit 592
K. TOMALCZYK, T. ŚWIĄTCZAK, B. WIĘCEK (Tech. Univ. Lodz , POLAND)

The Electrothermal Analysis of a Switched Mode Voltage Regulator 597
K. GÓRECKI, J. ZARĘBSKI (Gdynia Maritime Univ., POLAND)

7 Signal Processing

An FPGA Implementation of the Distributed Arithmetic Based Quaternionic Multipliers for Paraunitary Filter Banks 605
A. VERENIK (Belarusian State Univ. of Inf. and Radioel., BELARUS), M. PARFIENIUK, A. PETROVSKY (Bialystok Tech. Univ., POLAND)

Application Specific VLIW Processors with Power-saving Mode via Variable Arithmetic Accuracy 611
P. PAWŁOWSKI, A. DĄBROWSKI (Poznan Univ. of Techn., POLAND)

Aura Removal Algorithm for High-temperature Image Quantitative Analysis Systems 617
A. FABIJAŃSKA, D. SANKOWSKI (Tech. Univ. Lodz, POLAND)

Eyelids Localization Method Designed for Iris Recognition System 622
W. SANKOWSKI, K. GRABOWSKI, M. NAPIERALSKA, M. ZUBERT (Tech. Univ. Lodz, POLAND)

Focus Assessment Issues in Iris Image Acquisition System 628
K. GRABOWSKI, W. SANKOWSKI, M. ZUBERT, M. NAPIERALSKA (Tech. Univ. Lodz, POLAND)

Initial Version of FPGA-Based CRAIMOT Function Generator 632
G. VALTERS, P. MISANS (Riga Tech. Univ., LATVIA)

Low Input Impedance Current-mode Allpass and Notch Filter Employing Single Current Follower 638
E. ERGUN, M. ULUTAS (Ondokuz Mayis Univ., TURKEY)

Low Voltage Low Frequency Continuous Time CMOS Antialiasing Filters 641
W. MACHOWSKI, J. JASIELSKI, S. KUTA (AGH Univ. of Science and Techn., POLAND)

New Features Extraction Method for People Recognition on the Basis of the Iris Pattern 645
R. SZEWCZYK (Tech. Univ. Lodz, POLAND)

Wavelet Processing Implementation in Digital Hardware 651
P.M. SZECÓWKA, M. KOWALSKI, K. KRYSZTOFORSKI, A.R. WOŁCZOWSKI (Wrocław Univ. of Techn., POLAND)

8 Embedded Systems

A Coloured Petri Net Based Solution for the Generalized Railway Crossing Problem 657
M. PIOTROWICZ, K. ŚLUSARCZYK, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Hardware-Software Codesign of a Fingerprint Alignment Processor 661
M. FONS, F. FONS, E. CANTÓ (Univ. Rovira i Virgili, SPAIN)

Knowledge-based Control of Reactive Systems with Multi-layer Architecture 667
P. MATYASIK, G.J. NALEPA (AGH Univ. of Science and Techn., POLAND)

NnEP, Design Pattern for Neural-network-based Embedded Systems 673
H. ESMAEILZADEH, M.R. JAMALI, P. SAEEDI, A. MOGHIMI, C. LUCAS, S.M. FAKHRAIE (Univ. Tehran, IRAN)

The Architecture of Communication Channel for Custom Computing Machine Node 679
R. KAPELA (Poznan Univ. of Techn., POLAND), B. NOWAKOWSKI (Atrem Sp. z o.o., POLAND), A. RYBARCZYK (Poznan Univ. of Techn., POLAND)

Translator of Hierarchical State Machine from UML Statechart to the Event Processor Pattern 684
P. ROMANIUK (Tech. Univ. Lodz, POLAND)

XCCS - Graphical Extension of CCS Language 688
M. SZPYRKA (AGH Univ. of Science and Techn., POLAND), K. BALICKI (Rzeszów Univ., POLAND)

9 Information Technology

General Purpose Lightweight Content Management System 697
M. JASKÓLSKI, B. SAKOWICZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

JWay - Model-driven J2EE Application Framework 703
B. SAKOWICZ, J. MURLEWSKI, A. LABUS, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)

Query Optimization in Grid Databases 707
J. MURLEWSKI, T. KOWALSKI, R. ADAMUS, B. SAKOWICZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)