

2007 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation

**Samos, Greece
16-19 July 2007**



IEEE Catalog Number:
ISBN:

07EX1707
1-4244-1058-4

Table of Contents

Processor Architectures

Applying Data Mapping Techniques to Vector DSPs.....	1
<i>Peter Westermann, Ludwig Schwoerer, Andre Kaufmann</i>	
Instruction Set Encoding Optimization for Code Size Reduction	9
<i>Michael Med, Andreas Krall</i>	
FlexCore: Utilizing Exposed Datapath Control for Efficient Computing ..	18
<i>Martin Thuresson, Magnus Sjölander, Magnus Björk, Lars Svensson, Per Larsson-Edefors, Per Stenstrom</i>	
Prototyping Efficient Interprocessor Communication Mechanisms	26
<i>Vassilis Papaefstathiou, Dionisios Pnevmatikatos, Manolis Marazakis, Giorgos Kalokairinos, Aggelos Ioannou, Michael Papamichael, Stamatis Kavadias, Giorgos Mihelogiannakis, Manolis Katevenis</i>	

Design Space Exploration

Design Space Exploration of Configuration Manager for Network Processing Applications	34
<i>Christoforos Kachris, Stamatis Vassiliadis</i>	
Design Space Exploration of Media Processors: A Parameterized Scheduler	41
<i>Guillermo Payá-Vayá, Javier Martín-Langerwerf, Piriya Taptimthong, Peter Pirsch</i>	
Automatic Bus Matrix Synthesis based on Hardware Interface Selection for Fast Communication Design Space Exploration	50
<i>Ganghee Lee, Seokhyun Lee, Yongjin Ahn, Kiyoun Choi</i>	
Systematic Data Structure Exploration of Multimedia and Network Applications realized Embedded Systems	58
<i>Lazaros Papadopoulos, Christos Baloukas, Nikolaos Zompakis, Dimitrios Soudris</i>	

Multiprocessor Architectures

On the Problem of Minimizing Workload Execution Time in SMT Processors	66
<i>Francisco J. Cazorla, Peter M.W. Knijnenburg, Rizos Sakellariou, Enrique Fernandez, Alex Ramirez, Mateo Valero</i>	

Performance and Power Analysis of Parallelized Implementations on an MPCore Multiprocessor Platform	74
<i>Holger Blume, Jörg von Livonius, Lisa Rotenberg, Harald Bothe, Jörg Brakensiek, Tobias G. Noll</i>	
An Interrupt Controller for FPGA-based Multiprocessors	82
<i>Antonino Tumeo, Marco Branca, Lorenzo Camerini, Matteo Monchiero, Gianluca Palermo, Fabrizio Ferrandi, Donatella Sciuto</i>	
Application Case Studies on HS-Scale, a MP-SOC for Embedded Systems	88
<i>Nicolas Saint-Jean, Pascal Benoit, Gilles Sassatelli, Lionel Torres, Michel Robert</i>	

Systems and Applications

A Hardware/Software Architecture for Tool Path Computation. An Application to Turning Lathe Machining	96
<i>Sergio Cuenca, Antonio Martínez, Antonio Jimeno, Jose Luis Sánchez</i>	
Energy efficiency of mobile video decoding	103
<i>Tero Rintakuoma, Olli Silvén</i>	
Instruction-Level Fault Tolerance Configurability	110
<i>Demid Borodin, Ben Juurlink, Stamatis Vassiliadis</i>	
The Weight-Watcher Service and its Lightweight Implementation	118
<i>Benoît Garbinato, Rachid Guerraoui, Jarle Hulaas, Alexei Kounine, Maxime Monod, Jesper Spring</i>	

Reconfigurable Architectures

COSMOS: A System-Level Modelling and Simulation Framework for Coprocessor-Coupled Reconfigurable Systems	128
<i>Kehuai Wu, Jan Madsen</i>	
Flexibility Inlining into Arithmetic Data-paths Exploiting A Regular Interconnection Scheme	137
<i>Sotiris Xydis, George Economakos, Kiamal Pekmestzi</i>	
An Evolutionary Approach to Area-Time Optimization of FPGA designs	145
<i>Fabrizio Ferrandi, Pier Luca Lanzi, Gianluca Palermo, Christian Pilato, Donatella Sciuto, Antonino Tumeo</i>	
The ARISE Reconfigurable Instruction Set Extensions Framework	153
<i>Nikolaos Vassiliadis, George Theodoridis, Spiridon Nikolaidis</i>	

Memory Architectures and Memory Optimization

Simulative Buffer Analysis of Local Image Processing Algorithms Described by Windowed Synchronous Data Flow	161
<i>Joachim Keinert, Christian Haubelt, Jürgen Teich</i>	
Online Prediction of Applications Cache Utility	169
<i>Miquel Moretó, Francisco J. Cazorla, Alex Ramirez, Mateo Valero</i>	
Maximum and Sorted Cache Occupation Using Array Padding	178
<i>Ezequiel Herruzo, Emilio L. Zapata, Oscar Plata</i>	
A Memory-Efficient Reconfigurable Aho-Corasick FSM Implementation for Intrusion Detection Systems	186
<i>Vassilis Dimopoulos, Ioannis Papaefstathiou, Dionysis Pnevmatikatos</i>	

Cryptography

A Side-channel Attack Resistant Programmable PKC Coprocessor for Embedded Applications	194
<i>Nele Mentens, Kazuo Sakiyama, Lejla Batina, Bart Preneel and Ingrid Verbauwhede</i>	
Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines	201
<i>Sascha Mühlbach and Sebastian Wallner</i>	
A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and MCML Technologies	209
<i>Francesco Regazzoni, Stéphane Badel, Thomas Eisenbarth, Johann Großschädl, Axel Poschmann, Zeynep Toprak, Marco Macchetti, Laura Pozzi, Christof Paar, Yusuf Leblebici, Paolo Ienne</i>	