

Proceedings

2007 International Conference on Field Programmable Logic and Applications (FPL)

Amsterdam, The Netherlands
August 27-29, 2007

Organized by
Delft University of Technology

Technical Co-Sponsor:
The IEEE Circuits and Systems Society



Sponsored by:



Table of Contents

Keynotes

THE INTEL GENESEO PROJECT	1
<i>Ajay V. Bhatt</i>	
SYSTEM-LEVEL DESIGN FOR FPGAS	2
<i>Mark Dickinson</i>	
ADVENTURES WITH A RECONFIGURABLE RESEARCH PLATFORM	3
<i>John Wawrzynek</i>	
REDEFINING THE FPGA FOR THE NEXT GENERATION	4
<i>Steve Trimberger</i>	

M1.A - Applications I

DESIGN SPACE EXPLORATION OF THE EUROPEAN OPTION BENCHMARK USING HYPERSTREAMS	5
<i>Gareth W. Morris and Matt Aubury</i>	
ACCELERATING A MEDICAL 3D BRAIN MRI ANALYSIS ALGORITHM USING A HIGH-PERFORMANCE RECONFIGURABLE COMPUTER	11
<i>Jahyun Koo, Alan Evans, and Warren Gross</i>	
SOFT-HARD 3D FD-TD SOLVER FOR NON DESTRUCTIVE EVALUATION	17
<i>F. Pardo, P. López, and D. Cabello</i>	

M1.B - Design Tools & Compilers I

ARRAY SYNTHESIS IN SYSTEMC HARDWARE COMPILATION	23
<i>Johan Ditmar and Steve McKeever</i>	
FLOATING-POINT TRIGONOMETRIC FUNCTIONS FOR FPGAS	29
<i>Jérémie Detrey and Florent de Dinechin</i>	
A METHOD FOR FAST HARDWARE SPECIALIZATION AT RUN-TIME	35
<i>Karel Bruneel, Peter Bertels, and Dirk Stroobandt</i>	

M1.C - Multicore Systems

A MANY-CORE IMPLEMENTATION BASED ON THE RECONFIGURABLE MESH MODEL	41
<i>Heiner Giefers and Marco Platzner</i>	
AN FPGA APPROACH TO QUANTIFYING COHERENCE TRAFFIC EFFICIENCY ON MULTIPROCESSOR SYSTEMS	47
<i>Taeweon Suh, Shih-Lien Lu, and Hsien-Hsin Lee</i>	

RAMP BLUE: A MESSAGE-PASSING MANYCORE SYSTEM IN FPGAS	54
<i>Alex Krasnov, Andrew Schultz, John Wawrzynek, Greg Gibeling, and Pierre-Yves Droz</i>	

M2.A - Applications II

A RADIO ASTRONOMY CORRELATOR OPTIMIZED FOR THE XILINX VIRTEX-4 SX FPGA	62
<i>Ludovico de Souza, John D. Bunton, Duncan Campbell-Wilson, Roger J. Cappallo, and Bart Kincaid</i>	

TANOR: A TOOL FOR ACCELERATING N-BODY SIMULATIONS ON RECONFIGURABLE PLATFORM	68
<i>J. S. Kim, P. Mangalagiri, K. Irick, M. Kandemir, V. Narayanan, K. Sobti, L. Deng, C. Chakrabarti, N. Pitsianis, and X. Sun</i>	

PERFORMANCE MODELING OF 2D CELLULAR AUTOMATA ON FPGA	74
<i>S. Murtaza, A. G. Hoekstra, and P. M. A. Sloot</i>	

M2.B - High Performance Computing

BRINGING HIGH-PERFORMANCE RECONFIGURABLE COMPUTING TO EXACT COMPUTATIONS	79
<i>Esam El-Araby, Ivan Gonzalez, and Tarek El-Ghazawi</i>	

APPLYING OUT-OF-CORE QR DECOMPOSITION ALGORITHMS ON FPGA-BASED SYSTEMS	86
<i>Yi-Gang Tai, Chia-Tien Dan Lo, and Kleanthis Psarris</i>	

MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA	92
<i>Akash Kumar, Shakith Fernando, Yajun Ha, Bart Mesman, and Henk Corporaal</i>	

M2.C - Run-Time Support I

SUPPORTING HIGH LEVEL LANGUAGE SEMANTICS WITHIN HARDWARE RESIDENT THREADS	98
<i>Erik Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, and David Andrews</i>	

FORMAL MODELING OF PROCESS MIGRATION	104
<i>Aric D. Blumer, Henning Mortveit, and Cameron D. Patterson</i>	

DYNAMIC CACHE SWITCHING IN RECONFIGURABLE EMBEDDED SYSTEMS	111
<i>John Shield, Peter Sutton, and Philip Machanick</i>	

M3.A - Placement & Routing I

IMPROVING TIMING-DRIVEN FPGA PACKING WITH PHYSICAL INFORMATION ...	117
<i>Doris T. Chen, Kristofer Vorwerk, and Andrew Kennings</i>	

CLOCK-AWARE PLACEMENT FOR FPGAS	124
<i>Julien Lamoureux and Steven J. E. Wilton</i>	

FAST ON-LINE TASK PLACEMENT AND SCHEDULING ON RECONFIGURABLE DEVICES	132
--	-----

XueGong Zhou, Ying Wang, XunZhang Huang, and ChengLian Peng

M3.B - Biology Applications I

A HARDWARE ALGORITHM FOR THE MINIMUM P-QUASI CLIQUE COVER PROBLEM	139
---	-----

Shuichi Watanabe, Junji Kitamichi, and Kenichi Kuroda

HIGH SPEED TABULATION SYSTEM USING AN FPGA DESIGNED FOR DISTRIBUTION TABLES OF FREQUENT DNA SUBSEQUENCES	145
--	-----

Yoshiki Yamaguchi, Tsutomu Maruyama, Fumikazu Konishi, and Akihiko Konagaya

DISCRETE EVENT SIMULATION OF MOLECULAR DYNAMICS WITH CONFIGURABLE LOGIC	151
---	-----

Josh Model and Martin Herbordt

M3.C - Power I

PRE-ROUTE INTERCONNECT CAPACITANCE AND POWER ESTIMATION IN FPGAS	159
--	-----

Shilpa Bhoj and Dinesh Bhatia

EXPLOITING HARDWARE AND SOFTWARE LOW POWER TECHNIQUES FOR ENERGY EFFICIENT CO-SCHEDULING IN DYNAMICALLY RECONFIGURABLE SYSTEMS	165
--	-----

Pao-Ann Hsiung and Chih-Wen Liu

A POWER ESTIMATION MODEL FOR AN FPGA-BASED SOFTCORE PROCESSOR ...	171
---	-----

Peter Zipf, Heiko Hinkelmann, Lei Deng, Manfred Glesner, Holger Blume, and Tobias Noll

T1.A - Communication & Security

A SOFTWARE DEFINED RADIO APPLICATION UTILIZING MODERN FPGAS AND NOC INTERCONNECTS	177
---	-----

Graham Schelle, Jeff Fifield, and Dirk Grunwald

INTELLECTUAL PROPERTY PROTECTION OF HDL IP CORES THROUGH AUTOMATED SIGNATURE HOSTING	183
--	-----

Encarnación Castillo, Luis Parrilla, Antonio García, Uwe Meyer-Baese, and Antonio Lloris

PHYSICAL UNCLONABLE FUNCTIONS, FPGAS AND PUBLIC-KEY CRYPTO FOR IP PROTECTION	189
--	-----

Jorge Guajardo, Sandeep Kumar, Geert-Jan Schrijen, and Pim Tuyls

T1.B - Architecture I

DOMAIN-SPECIFIC HYBRID FPGA: ARCHITECTURE AND FLOATING POINT APPLICATIONS	196
<i>Chun Hok Ho, Chi Wai Yu, Philip H. W. Leong, Wayne Luk, and Steven J. E. Wilton</i>	
EMBEDDED PROGRAMMABLE LOGIC CORE ENHANCEMENTS FOR SYSTEM BUS INTERFACES	202
<i>Bradley R. Quinton and Steven J. E. Wilton</i>	
IMPROVING PIPELINED SOFT PROCESSORS WITH MULTITHREADING	210
<i>Martin Labrecque and Gregory Steffan</i>	

T1.C - Image & Video Processing

AN AREA-EFFICIENT ALTERNATIVE TO ADAPTIVE MEDIAN FILTERING IN FPGAS	216
<i>Zdenek Vasicek and Lukas Sekanina</i>	
AN EFFICIENT IMPLEMENTATION OF A 2D DWT ON FPGA	222
<i>Michael Wisdom and Peter Lee</i>	
H.264/AVC IN-LOOP DE-BLOCKING FILTER TARGETING A DYNAMICALLY RECONFIGURABLE INSTRUCTION CELL BASED ARCHITECTURE	228
<i>Adam Major, Ioannis Nouisias, Sami Khawam, Mark Milward, Ying Yi, Mark Muir, and Tughrul Arslan</i>	

T2.A - Power II

ON THE FEASIBILITY OF EARLY ROUTING CAPACITANCE ESTIMATION FOR FPGAS	234
<i>Jonathan A. Clarke, George A. Constantinides, and Peter Y. K. Cheung</i>	
POWER REDUCTION IN NETWORK EQUIPMENT THROUGH ADAPTIVE PARTIAL RECONFIGURATION	240
<i>Juanjo Noguera and Irwin O. Kennedy</i>	
ADAPTIVE THERMOREGULATION FOR APPLICATIONS ON RECONFIGURABLE DEVICES	246
<i>Phillip Jones, James Moscola, Young Cho, and John Lockwood</i>	

T2.B - Biology Applications II

FPGA IMPLEMENTATION OF A DATA-DRIVEN STOCHASTIC BIOCHEMICAL SIMULATOR WITH THE NEXT REACTION METHOD	254
<i>Masato Yoshimi, Yow Iwaoka, Yuri Nishikawa, Toshinori Kojima, Yasunori Osana, Akira Funahashi, Noriko Hiroi, Yuichiro Shibata, Naoki Iwanaga, Hideki Yamada, Hiroaki Kitano, and Hideharu Amano</i>	
GENDIV - A HARDWARE ALGORITHM FOR INTRON AND EXON STRING DETECTION IN DNA CHAINS	260
<i>Octavian Creț, Zsolt Mathe, Paul Ciobanu, Sonia Mărginean, and Cristian Lehuțiu</i>	

A UNIFIED STREAMING ARCHITECTURE FOR REAL TIME FACE DETECTION AND GENDER CLASSIFICATION	267
<i>Kevin Irick, Michael DeBole, Vijaykrishnan Narayanan, Rajeev Sharma, Hankyu Moon, and Satish Mummareddy</i>	

T2.C - Design Tools & Compilers II

DISJOINT PATTERN ENUMERATION FOR CUSTOM INSTRUCTIONS IDENTIFICATION	273
<i>Pan Yu and Tulika Mitra</i>	

FAST AND ACCURATE INTERVAL-BASED TIMING ESTIMATOR FOR VARIABILITY-AWARE FPGA PHYSICAL SYNTHESIS TOOLS	279
<i>Chee Sing Lee, Wei Ting Loke, Wenjuan Zhang, and Yajun Ha</i>	

AN EXECUTION MODEL FOR HARDWARE/SOFTWARE COMPILATION AND ITS SYSTEM-LEVEL REALIZATION	285
<i>Holger Lange and Andreas Koch</i>	

T3.A - Placement & Routing II

MODULE GRAPH MERGING AND PLACEMENT TO REDUCE RECONFIGURATION OVERHEADS IN PAGED FPGA DEVICES	293
<i>Shannon Koh and Oliver Diessel</i>	

LAYERED APPROACH TO INTRINSIC EVOLVABLE HARDWARE USING DIRECT BITSTREAM MANIPULATION OF VIRTEX II PRO DEVICES	299
<i>Rashad S. Oreifej, Rawad N. Al-Haddad, Heng Tan, and Ronald F. DeMara</i>	

A GENERALIZED AND UNIFIED SPFD-BASED REWIRING TECHNIQUE	305
<i>Pongstorn Maidee and Kia Bazargan</i>	

T3.B - Architecture II

IMPROVING EXTERNAL MEMORY ACCESS FOR AVALON SYSTEMS ON PROGRAMMABLE CHIPS.	311
<i>Hendrik Eeckhaut, Mark Christiaens, and Dirk Stroobandt</i>	

TIME PREDICTABLE CPU AND DMA SHARED MEMORY ACCESS	317
<i>Christof Pitter and Martin Schoeberl</i>	

VIRTUALIZATION ON THE TARTAN RECONFIGURABLE ARCHITECTURE	323
<i>Mahim Mishra and Seth Goldstein</i>	

T3.C - Design Tools & Compilers III

A DESIGN METHODOLOGY FOR COMMUNICATION INFRASTRUCTURES ON PARTIALLY RECONFIGURABLE FPGAS	331
<i>Jens Hagemeyer, Boris Kettelhoit, Markus Koester, and Mario Porrmann</i>	

EFFICIENT FPGA-BASED MULTIPLIERS FOR F_3^{*97} AND $F_3^{*(6*97)}$	339
<i>Jamshid Shokrollahi, Elisa Gorla, and Christoph Puttmann</i>	

EFFICIENT MAPPING OF A KALMAN FILTER INTO AN FPGA USING TAYLOR EXPANSION	345
<i>Yang Liu, Christos-Savvas Bouganis, and Peter Y. K. Cheung</i>	

T4.A - Placement & Routing III

IMPLEMENTATION OF A VIRTUAL INTERNAL CONFIGURATION ACCESS PORT (JCAP) FOR ENABLING PARTIAL SELF-RECONFIGURATION ON XILINX SPARTAN III FPGAS	351
<i>Katarina Paulsson, Michael Hübner, Günther Auer, Michael Dreschmann, and Jürgen Becker</i>	

L4: AN FPGA-BASED ACCELERATOR FOR DETAILED MAZE ROUTING	357
<i>John A. Nestor and Jeremy Lavine</i>	

IMPROVING ANNEALING VIA DIRECTED MOVES	363
<i>Kristofer Vorwerk, Andrew Kennings, Jonathan Greene, and Doris T. Chen</i>	

T4.B - Networks on Chip

ARTNOC - A NOVEL MULTI-FUNCTIONAL ROUTER ARCHITECTURE FOR ORGANIC COMPUTING	371
<i>Christian Schuck, Stefan Lamparth, and Jürgen Becker</i>	

A TIME-TRIGGERED NETWORK-ON-CHIP	377
<i>Martin Schoeberl</i>	

A TEMPORAL CORRELATION BASED PORT COMBINATION METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS	383
<i>Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi, and Hideharu Amano</i>	

ROUTER DESIGN FOR APPLICATION SPECIFIC NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS	389
<i>Mário P. Véstias and Horácio C. Neto</i>	

T4.C - EU Session

Foreword EU Session	395
---------------------------	-----

THE ANDRES PROJECT: ANALYSIS AND DESIGN OF RUN-TIME RECONFIGURABLE, HETEROGENEOUS SYSTEMS	396
<i>A. Herrholz, F. Oppenheimer, P. A. Hartmann, A. Schallenberg, W. Nebel, C. Grimm, M. Damm, J. Haase, F. Brame, F. Herrera, E. Villar, I. Sander, A. Jantsch, A.-M. Fouilliant, and M. Martinez</i>	

HARTES TOOLCHAIN EARLY EVALUATION: PROFILING, COMPILATION AND HDL GENERATION	402
<i>Koen Bertels, Georgi Kuzmanov, Elena Moscu Panainte, Georgi Gaydadjiev, Yana Yankova, Vlad Mihai Sima, Kamana Sigdel, Roel Meeuws, and Stamatis Vassiliadis</i>	

MORPHEUS: HETEROGENEOUS RECONFIGURABLE COMPUTING	409
<i>Florian Thoma, Matthias Kühnle, Philippe Bonnot, Elena Moscu Panainte, Koen Bertels, Sebastian Goller, Axel Schneider, Stéphane Guyetant, Eberhard Schüler, Klaus D. Müller-Glaser, and Jürgen Becker</i>	

ON-LINE ROUTING OF RECONFIGURABLE FUNCTIONS FOR FUTURE SELF-ADAPTIVE SYSTEMS - INVESTIGATIONS WITHIN THE ÆTHER PROJECT	415
<i>K. Paulsson, M. Hübner, J. Becker, J.-M. Philippe, and C. Gamrat</i>	

W1.A - Design Tools & Compilers IV

EQUIVALENCE VERIFICATION OF FPGA AND STRUCTURED ASIC IMPLEMENTATIONS	423
<i>Joachim Pistorius, Mike Hutton, Jay Schleicher, Mihail Iotov, Enoch Julias, and Kumara Tharmalingam</i>	

STATISTICAL GENERIC AND CHIP-SPECIFIC SKEW ASSIGNMENT FOR IMPROVING TIMING YIELD OF FPGAS	429
<i>Satish Sivaswamy and Kia Bazargan</i>	

FAULT MODELS AND YIELD ANALYSIS FOR QCA-BASED PLAS	435
<i>Michael Crocker, Michael Niemier, and X. Sharon Hu</i>	

W1.B - Run-Time Support II

RECONOS: AN RTOS SUPPORTING HARD- AND SOFTWARE THREADS	441
<i>Enno Lübbers and Marco Platzner</i>	

THE DESIGN OF MULTITASKING BASED APPLICATIONS ON RECONFIGURABLE INSTRUCTION CELL BASED ARCHITECTURES	447
<i>Wei Han, Ioannis Nouisias, Mark Muir, Tughrul Arslan, and Ahmet T. Erdogan</i>	

MONTE CARLO LOGARITHMIC NUMBER SYSTEM FOR MODEL PREDICTIVE CONTROL	453
<i>Panagiotis Vouzis, Sylvain Collange, Mark Arnold, and Mayuresh Kothare</i>	

Poster Session 1

DYNAMIC VOLTAGE SCALING IN A FPGA-BASED SYSTEM-ON-CHIP	459
<i>Jose Luis Nunez-Yanez, Vassilios Chouliaras, and Jiri Gaisler</i>	

MULTIPLEXER-BASED ROUTING FABRIC FOR RECONFIGURABLE LOGIC	463
<i>Martijn Bennebroek and Alexander Danilin</i>	

H.264 DECODER AT HD RESOLUTION ON A COARSE GRAIN DYNAMICALLY RECONFIGURABLE ARCHITECTURE	467
<i>Mahendra Kumar Angamuthu Ganesan, Sundeep Singh, Frank May, and Jürgen Becker</i>	

IMPLEMENTATION ON FPGA OF A LUT-BASED ATAN(Y/X) OPERATOR SUITABLE FOR SYNCHRONIZATION ALGORITHMS	472
<i>Roberto Gutierrez and Javier Valls</i>	

EFFICIENT PRIORITY-QUEUE DATA STRUCTURE FOR HARDWARE IMPLEMENTATION	476
<i>Andrew Morton, Jeffrey Liu, and Insop Song</i>	
COMPACT AES-BASED ARCHITECTURE FOR SYMMETRIC ENCRYPTION, HASH FUNCTION, AND RANDOM NUMBER GENERATION	480
<i>Ralf Laue, Oliver Kelm, Sebastian Schipp, Abdulhadi Shoufan, and Sorin A. Huss</i>	
DESIGN OF A HARDWARE ACCELERATOR FOR FINGERPRINT ALIGNMENT	485
<i>M. Fons, F. Fons, E. Cantó, and M. López</i>	
AN FPGA IMPLEMENTATION OF MULTIPLE SEQUENCE ALIGNMENT BASED ON CARRILLO-LIPMAN METHOD	489
<i>Shingo Masuno, Tsutomu Maruyama, Yoshiki Yamaguchi, and Akihiko Konagaya</i>	
AN FPGA SOLVER FOR VERY LARGE SAT PROBLEMS	493
<i>Kenji Kanazawa and Tsutomu Maruyama</i>	
A MULTI OBJECTIVE GA BASED PHYSICAL PLACEMENT ALGORITHM FOR HETEROGENEOUS DYNAMICALLY RECONFIGURABLE ARRAYS	497
<i>Ioannis Nouisias, Sami Khawam, Mark Milward, Mark Muir, and Tughrul Arslan</i>	
Poster Session 2	
AGGRESSIVE LOOP PIPELINING FOR RECONFIGURABLE ARCHITECTURES	501
<i>Ricardo Menotti, Eduardo Marques, and João M.P. Cardoso</i>	
COMRADE - A COMPILER FOR ADAPTIVE COMPUTING SYSTEMS USING A NOVEL FAST SPECULATION TECHNIQUE	503
<i>Hagen Gädke and Andreas Koch</i>	
SELF-HEALING CIRCUITS FOR SPACE-APPLICATIONS	505
<i>Thomas Panhofer and Martin Delvai</i>	
AUTOMATIC SOFTWARE HARDWARE CO-DESIGN FOR RECONFIGURABLE COMPUTING SYSTEMS	507
<i>Proshanta Saha</i>	
VPH - A TOOL FOR EXPLORING HYBRID FPGAS	509
<i>Chi Wai Yu</i>	
HYBRIDTHREADS COMPILER: GENERATION OF APPLICATION SPECIFIC HARDWARE THREAD CORES FROM C	511
<i>Jim Stevens</i>	
WIRES ON DEMAND: RUN-TIME COMMUNICATION SYNTHESIS FOR RECONFIGURABLE COMPUTING	513
<i>P. Athanas, J. Bowen, T. Dunham, C. Patterson, J. Rice, M. Shelburne, J. Surís, M. Bucciero, and J. Graf</i>	
A BEHAVIORAL SYNTHESIS APPROACH FOR DISTRIBUTED MEMORY FPGA ARCHITECTURES	517
<i>Ashutosh Pal and M. Balakrishnan</i>	

MAPPING A VLIWXSIMD PROCESSOR ON AN FPGA: SCALABILITY AND PERFORMANCE	521
<i>Micha Nelissen, Kees van Berkel, and Sergei Sawitzki</i>	
AN AUTOMATIC COMPILATION FRAMEWORK FOR CONFIGURABLE ARCHITECTURES	525
<i>A. Gallini, L. Pavesi, C. Ferretti, A. Rosti, and S. Bocchio</i>	
A HIGH THROUGHPUT AREA TIME EFFICIENT PSEUDO UNIFORM RANDOM NUMBER GENERATOR BASED ON THE TT800 ALGORITHM	529
<i>Vinay Sriram and David Kearney</i>	
DYNAMIC PARTIAL FPGA RECONFIGURATION IN A PROTOTYPE MICROPROCESSOR SYSTEM	533
<i>Kai Schleupen, Scott Lekuch, Ryan Mannion, Zhi Guo, Walid Najjar, and Frank Vahid</i>	
Poster Session 3	
A LOAD/STORE UNIT FOR A MEMCPY HARDWARE ACCELERATOR	537
<i>Stamatis Vassiliadis, Filipa Duarte, and Stephan Wong</i>	
INCREMENTAL FAULT EMULATION	542
<i>Jan Torben Weinkopf, Klaus Harbich, and Erich Barke</i>	
A NOVEL MOTION ESTIMATION POWER REDUCTION TECHNIQUE	546
<i>Graeme Stewart, David Renshaw, and Martyn Riley</i>	
A VARIABLE GRAIN LOGIC CELL ARCHITECTURE FOR RECONFIGURABLE LOGIC CORES	550
<i>Motoki Amagasaki, Ryoichi Yamaguchi, Kazunori Matsuyama, Masahiro Iida, and Toshinori Sueyoshi</i>	
A HIGH SPEED LICENSE PLATE RECOGNITION SYSTEM ON AN FPGA	554
<i>Takamasa Kanamori, Hideharu Amano, Masatoshi Arai, Daisuke Konno, Tomomichi Nanba, and Yoshiaki Ajioka</i>	
REDEFINE: ARCHITECTURE OF A SOC FABRIC FOR RUNTIME COMPOSITION OF COMPUTATION STRUCTURES	558
<i>A. N. Satrawala, Keshavan Varadarajan, Mythri Alle, S. K. Nandy, and Ranjani Narayan</i>	
IMPLEMENTATION OF A 2-D 8X8 IDCT ON THE RECONFIGURABLE MONTIUM CORE	562
<i>L.T. Smit, G.K Rauwerda, A. Molderink, P.T Wolkotte, and G.J.M. Smit</i>	
A REPROGRAMMABLE AND SCALABLE MULTIMEDIA TRAFFIC GENERATOR/MONITOR ON FPGA	567
<i>J. M. Claver, P. Agustí, G. León, and M. Canseco</i>	
C++ BASED DESIGN FLOW FOR RECONFIGURABLE IMAGE PROCESSING SYSTEMS	571
<i>Rob Beun, Irek Karkowski, and Maarten Ditzel</i>	

A FLOATING-POINT EXTENDED KALMAN FILTER IMPLEMENTATION FOR AUTONOMOUS MOBILE ROBOTS	576
<i>Vanderlei Bonato, Eduardo Marques, and George A. Constantinides</i>	
EFFICIENT EXTERNAL MEMORY INTERFACE FOR MULTI-PROCESSOR PLATFORMS REALIZED ON FPGA CHIPS	580
<i>Hristo Nikolov, Todor Stefanov, and Ed Deprettere</i>	
HARDWARE/SOFTWARE PROCESS MIGRATION AND RTL SIMULATION	585
<i>Aric D. Blumer and Cameron D. Patterson</i>	
IMPLEMENTATION OF A BAROTROPIC OPERATOR FOR OCEAN MODEL SIMULATION USING A RECONFIGURABLE MACHINE	589
<i>Sayaka Shida, Yuichiro Shibata, Kiyoshi Oguri, and Duncan A. Buell</i>	
Poster Session 4	
EVOLUTIONARY SEARCH APPLIED TO RECONFIGURABLE ANALOGUE CONTROL	593
<i>Kester Clegg, Susan Stepney, and Tim Clarke</i>	
SOFT IP CORE IMPLEMENTATION OF RECURSIVE LEAST SQUARES FILTER USING ONLY MULTIPLICATIVE AND ADDITIVE OPERATORS	597
<i>Gaye Lightbody, Roger Woods, and Jonathan Francey</i>	
CHARACTERIZING EFFECTIVE MEMORY BANDWIDTH OF DESIGNS WITH CONCURRENT HIGH-PERFORMANCE COMPUTING CORES	601
<i>Andrew Schmidt and Ron Sass</i>	
A DESIGN FLOW TO MAP PARALLEL APPLICATIONS ONTO FPGAS	605
<i>Sébastien Le Beux, Philippe Marquet, and Jean-Luc Dekeyser</i>	
A HYBRID RECONFIGURABLE CLUSTER-ON-CHIP ARCHITECTURE WITH MESSAGE PASSING INTERFACE FOR IMAGE PROCESSING APPLICATIONS	609
<i>Irfan Syed, John A. Williams, and Neil W. Bergmann</i>	
NOVEL MULTI-LAYER FLOORPLANNING FOR HETEROGENEOUS FPGAS	613
<i>Love Singhal and Elaheh Bozorgzadeh</i>	
AUTOMATIC ACCURACY-GUARANTEED BIT-WIDTH OPTIMIZATION FOR FIXED AND FLOATING-POINT SYSTEMS	617
<i>W. G. Osborne, R. C. C. Cheung, J. G. F. Coutinho, W. Luk, and O. Mencer</i>	
ACCELERATING MICROBLAZE FLOATING POINT OPERATIONS	621
<i>Jiří Kadlec, Roman Bartosinski, and Martin Daněš</i>	
ANALYSIS OF KERNEL EFFECTS ON OPTIMISATION MISMATCH IN CACHE RECONFIGURATION	625
<i>John Shield, Peter Sutton, and Philip Machanick</i>	
HIGH LEVEL POWER OPTIMIZATION BY TYPE INFERENCE ON THE GENERATION OF APPLICATION SPECIFIC CIRCUITS ON FPGAS	629
<i>J. M. Claver and G. León</i>	

DYNAMICALLY RECONFIGURABLE DATAFLOW ARCHITECTURE FOR HIGH-PERFORMANCE DIGITAL SIGNAL PROCESSING ON MULTI-FPGA PLATFORMS	633
<i>Sven-Ole Voigt and Thomas Teufel</i>	
RIC FAST ADDER AND ITS SET TOLERANT IMPLEMENTATION IN FPGAS	638
<i>Eduardo Mesquita, Helen Franck, Luciano Agostini, and José Luís Güntzel</i>	
Poster Session 5	
SOLVING RC5 CHALLENGES WITH HARDWARE – A DISTRIBUTED.NET PERSPECTIVE –	642
<i>Guerric Meurice de Dormale, John Bass, and Jean-Jacques Quisquater</i>	
HIGH LEVEL ABSTRACTION LANGUAGE AS AN ALTERNATIVE TO EMBEDDED PROCESSORS FOR INTERNET PACKET PROCESSING IN FPGA	648
<i>Tomas Dedek, Tomas Marek, and Tomas Martinek</i>	
EXPLORING ALTERNATIVE 3D FPGA ARCHITECTURES: DESIGN METHODOLOGY AND CAD TOOL SUPPORT	652
<i>K. Siozios, K. Sotiriadis, V.F. Pavlidis, and D. Soudris</i>	
ADABOOST ENGINE	656
<i>Pavel Zemčík and Martin Žádník</i>	
AN FPGA BASED MEMORY EFFICIENT SHARED BUFFER IMPLEMENTATION	661
<i>Dwayne Burns, Ciaran Toal, Kieran McLaughlin, Sakir Sezer, Mike Hutton, and Kevin Cackovic</i>	
EFFICIENT MODELING AND FLOORPLANNING OF EMBEDDED-FPGA FABRIC	665
<i>Sumanta Chaudhuri, Jean-Luc Dabger, and Sylvain Guilley</i>	
A NEW SCALABLE HARDWARE ARCHITECTURE FOR RSA ALGORITHM	670
<i>Tamer Güdü</i>	
IMPLEMENTATION OF LOW FREQUENCY FINITE STATE MACHINES USING THE VIRTEX SRL16 PRIMITIVE	675
<i>Irwin O. Kennedy</i>	
RUN-TIME PARTIAL RECONFIGURATION FOR REMOVAL, PLACEMENT AND ROUTING ON THE VIRTEX-II-PRO	679
<i>Stefan Raaijmakers and Stephan Wong</i>	
DYNAMIC RECONFIGURATION MANAGEMENT BASED ON A DISTRIBUTED OBJECT MODEL	684
<i>Julio Dondo, Fernando Rincón, Jesús Barba, Francisco Moya, Felix Jesús Villanueva, David Villa, and Juan Carlos López</i>	
CIRCUIT SWITCHED RUN-TIME ADAPTIVE NETWORK-ON-CHIP FOR IMAGE PROCESSING APPLICATIONS	688
<i>Lars Braun, Michael Hübner, Jürgen Becker, Thomas Perschke, Volker Schatz, and Stefan Bach</i>	

AN OCM BASED SHARED MEMORY CONTROLLER FOR VIRTEX 4	692
<i>Bas Breijer, Filipa Duarte, and Stephan Wong</i>	
DWARV: DELFTWORKBENCH AUTOMATED RECONFIGURABLE VHDL GENERATOR	697
<i>Yana Yankova, Koen Bertels, Georgi Kuzmanov, Georgi Gaydadjiev, Yi Lu, and Stamatis Vassiliadis</i>	
ACCELERATING TOOL PATH COMPUTING IN CAD/CAM: A FPGA ARCHITECTURE FOR TURNING LATHE MACHINING.	702
<i>Antonio Jimeno-Morenilla, Antonio Martínez, Sergio Cuenca, and Jose Luis Sánchez-Romero</i>	
Poster Session 6	
EXPLOITING ANALOG AND DIGITAL RECONFIGURATION FOR SMART SENSOR INTERFACING	706
<i>Diego P. Morales, Antonio García, Alberto J. Palma, Antonio Martínez-Olmos, and Encarnación Castillo</i>	
SOPC ARCHITECTURE FOR A KEY POINT DETECTOR	710
<i>Harding Djakou Chati, Felix Mühlbauer, Tim Braun, Christophe Bobda, and Karsten Berns</i>	
A PIPELINE IMPLEMENTATION OF A WATERSHED ALGORITHM ON FPGA	714
<i>Dang Ba Khac Trieu and Tsutomu Maruyama</i>	
FPGA IMPLEMENTATION OF 64-BIT EXPONENTIAL FUNCTION FOR HPC	718
<i>Ernest Jamro, Kazimierz Wiatr, and Maciej Wielgosz</i>	
A GRAPHICAL MODEL-LEVEL DEBUGGER FOR HETEROGENOUS RECONFIGURABLE ARCHITECTURES	722
<i>Philipp Graf, Michael Hübner, Klaus D. Müller-Glaser, and Jürgen Becker</i>	
A RUN-TIME RECONFIGURABLE PROCESSOR FOR VIDEO MOTION ESTIMATION	726
<i>Miguel Ribeiro and Leonel Sousa</i>	
CONFIGURATION MANAGEMENT IN THE CONTEXT OF SELF ADAPTIVE SYSTEMS	730
<i>Yvan Eustache and Jean-Philippe Diguet</i>	
A QUANTITATIVE PREDICTION MODEL FOR HARDWARE/SOFTWARE PARTITIONING	735
<i>Roel Meeuws, Yana Yankova, Koen Bertels, Georgi Gaydadjiev, and Stamatis Vassiliadis</i>	
CACHING IN REAL-TIME RECONFIGURATION PORT SCHEDULING	740
<i>Florian Dittmann and Stefan Frank</i>	
EFFECTIVE AUTOMATIC MEMORY ALLOCATION ALGORITHM BASED ON SCHEDULE LENGTH IN CYCLES IN A NOVEL C TO FPGA COMPILER	745
<i>Kristopher D. Peterson and Justin L. Tripp</i>	

WIRELENGTH PREDICTION FOR FPGAS	749
<i>Audip Pandit and Ali Akoglu</i>	
CUNOC: A SCALABLE DYNAMIC NOC FOR DYNAMICALLY RECONFIGURABLE FPGAS	753
<i>Slavisa Jovanovic, Camel Tanougast, Christophe Bobda, and Serge Weber</i>	
Poster Session 7	
SYSTEM-LEVEL MODELLING AND ANALYSIS OF EMBEDDED RECONFIGURABLE CORES FOR WIRELESS SYSTEMS	757
<i>Ali Ahmadinia, Balal Ahmad, Ahmet T. Erdogan, and Tughrul Arslan</i>	
A RESOURCE OPTIMIZED SOC KIT FOR FPGAS	761
<i>Gerald Hempel and Christian Hochberger</i>	
A BANDED SMITH-WATERMAN FPGA ACCELERATOR FOR MERCURY BLASTP ...	765
<i>Brandon Harris, Arpith Jacob, Joseph Lancaster, Jeremy Buhler, and Roger Chamberlain</i>	
COMPRESSION SYSTEM FOR THE PHONOCARDIOGRAPHIC SIGNAL	770
<i>F. J. Toledo-Moreo, A. Legaz-Cano, J. J. Martínez-Álvarez, J. Martínez-Alajarín, and R. Ruiz-Merino</i>	
RLS LATTICE ALGORITHM WITH ORDER PROBABILITY EVALUATION AS AN ACCELERATOR FOR THE MICROBLAZE PROCESSOR	774
<i>Zdenek Pohl and Milan Tichy</i>	
NOC IMPLEMENTATION IN FPGA USING TORUS TOPOLOGY	778
<i>Angelo Kuti Lusala, Philippe Manet, Bertrand Rousseau, and Jean-Didier Legat</i>	
MICROARCHITECTURAL ENHANCEMENTS FOR CONFIGURABLE MULTI- THREADED SOFT PROCESSORS	782
<i>Roger Moussali, Nabil Ghanem, and Mazen Saghir</i>	
FPGA BASED SPARSE MATRIX VECTOR MULTIPLICATION USING COMMODITY DRAM MEMORY	786
<i>David Gregg, Colm McSweeney, Ciaran McElroy, Fergal Connor, Seamas McGettrick, David Moloney, and Dermot Geraghty</i>	
A NOVEL EVENT BASED SIMULATION ALGORITHM FOR SEQUENTIAL DIGITAL CIRCUIT SIMULATION	792
<i>Karthick Parashar and Nitin Chandrachoodan</i>	
DESIGN METHODOLOGY AND TRADE-OFFS ANALYSIS FOR PARAMETERIZED DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAYS	796
<i>Yohei Hasegawa and Hideharu Amano</i>	
AN FPGA BASED OPEN SOURCE NETWORK-ON-CHIP ARCHITECTURE	800
<i>Andreas Ehliar and Dake Liu</i>	

FLOWCONTEXT: FLEXIBLE PLATFORM FOR MULTIGIGABIT STATEFUL PACKET PROCESSING	804
<i>Martin Kosek and Jan Korenek</i>	
A COMBINING TECHNIQUE OF RATE LAW FUNCTIONS FOR A COST-EFFECTIVE RECONFIGURABLE BIOLOGICAL SIMULATOR	808
<i>Hideki Yamada, Naoki Iwanaga, Yuichiro Shibata, Yasunori Osana, Masato Yoshimi, Yow Iwaoka, Yuri Nishikawa, Toshinori Kojima, Hideharu Amano, Akira Funahashi, Noriko Hiroi, Hiroaki Kitano, and Kiyoshi Oguri</i>	
Author Index	A-1