

# **2007 IEEE International Conference on IC Design & Technology**

**Austin, TX  
30 May- 1 June 2007**



**IEEE Catalog Number: CFP07142-PRT**  
**ISBN 10: 1-4244-0756-7**  
**ISBN 13: 978-1-4244-0756-9**

# TABLE OF CONTENTS

<b>A More Effective Ceff for Slew Estimation</b> .....	1
<i>Ying Zhou, Zhuo Li, Rouwaida N. Kanj, David A. Papa, Sani Nassif and Weiping Shi</i>	
<b>Impact of SOI History Effect on Random Data Signals</b> .....	5
<i>K.A. Jenkins, S. Kim, S.P. Kowalczyk and D. Friedman</i>	
<b>Efficient Transient Analysis of Power Grids</b> .....	9
<i>Chenggang Xu, Sani Nassif, Frank Liu and Raju Balasubramanian</i>	
<b>A Simple MOSFET Model Suitable for Fast Timing Analysis</b> .....	13
<i>Sani R. Nassif and Richard V. Booth</i>	
<b>Fast Estimation of Main Intermodulation Products Using Volterra Series</b> .....	19
<i>Josef Dobes</i>	
<b>A Linear-like Biasing Technique for Nonlinear Circuits</b> .....	23
<i>Reza Hashemian</i>	
<b>Statistical STA: Crosstalk Aspect</b> .....	27
<i>Alexander Tetelbaum</i>	
<b>Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor</b> .....	33
<i>Yusuke Kanno, Hiroyuki Mizuno, Yoshihiko Yasu, Kenji Hirose, Yasuhisa Shimazaki, Tadashi Hoshi, Yujiro Miyairi, Toshifumi Ishii, Tetsuya Yamada, Takahiro Irita, Toshihiro Hattori, Kazumasa Yanagisawa and Naohiko Irie</i>	
<b>Re-Using Clock Management Unit to implement Power Gating and Retention for Leakage Reduction at the 65-nm Technology Node</b> .....	37
<i>P. Royannez, F. Jumel, H. Mair, D. Scott, A. Er Rachidi, R. Lagerquist, M. Chau, S. Gururajaram, S. Thiruvengadam, M. Clinton, V. Menezes, R. Hollingsworth, J. Vaccani, F. Piacibello, N. Culp, J. Rosal, M. Ball, F. Ben-Amar, L. Bouetel, O. Domerego, J.L. Lachese, C. Fournet-Fayard, J. Ciroux, C. Raibaut and U. Ko</i>	
<b>Transistor Leakage Components &amp; Effect of Leakage on VCO performance</b> .....	39
<i>Thuy Dao, Phil Dahl, Larry Connell and Mike Bushman</i>	
<b>A Novel VLSI Divide and Conquer Array Architecture for Vector-Scalar Multiplication</b> .....	41
<i>Thomas Poonnen and Adly T. Fam</i>	
<b>Generation of the Optimal Bit-Width Topology of the Fast Hybrid Adder in a Parallel Multiplier</b> .....	45
<i>Sabyasachi Das and Sunil P. Khatri</i>	
<b>Four-Terminal FinFET Device Technology</b> .....	51
<i>M. Masahara, K. Endo, Y.X. Liu, S. O'uchi, T. Matsukawa, R. Surdeanu, L. Witters, G. Doornbos, V. H. Nguyen, G. Van den bosch, C. Vrancken, M. Jurczak, S. Biesemans and E. Suzuki</i>	
<b>FinFET SRAM Process Technology for hp32 nm node and beyond</b> .....	55
<i>Atsushi Yagishita</i>	
<b>Leakage Analysis for FinFET Devices using Self-Consistent Electro-Thermal Modeling</b> .....	59

*Satish Kumar, Rajiv V. Joshi, C. T. Chuang, K. Kim and J. Y. Murthy*

<b>Sub-20nm Surrounding-Gate Bridge-Channel MOSFETs for Low Power and High Performance Applications</b> .....	63
<i>Eun Jung Yun, Sung-Young Lee, Min Sang Kim, Sung Min Kim, Inhyuk Choi, Jimyoung Lee, Bork Kyoung Park, Dong-Won Kim and Donggun Park</i>	
<b>MRAM Memory for Embedded and Stand Alone Systems (Invited)</b> .....	67
<i>M. Durlam, Y. Chung, M. DeHerrera, B.N Engel, G. Grynkewich, B. Martino, B. Nguyen, J. Salter, P. Shah and J.M. Slaughter</i>	
<b>High-Performance Device Optimization and Dual-VT Technology Options for DoubleGate FET</b> .....	71
<i>Aditya Bansal, Keunwoo Kim, Jae-Joon Kim, Saibal Mukhopadyay, Ching-Te Chuang and Kaushik Roy</i>	
<b>Importance of Oxygen Vacancies in High K Gate Dielectrics</b> .....	75
<i>John Robertson, Ka Xiong and Koon-yiu Tse</i>	
<b>Plasma-Induced Damage and Its Control in Plasma Etching Processes</b> .....	79
<i>Seiji Samukawa</i>	
<b>A Model for Negative Bias Temperature Instability in Oxide and High K pFETs</b> .....	83
<i>Sufi Zafar</i>	
<b>Self-aligned Block Oxide Process for bFDSOI Devices</b> .....	88
<i>Yi-Chuen Eng and Jyi-Tsong Lin</i>	
<b>Nitrogen Profile and Dielectric Cap Layer (Al<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>) Engineering on Hf-Silicate</b> .....	92
<i>H. -J. Cho, H. Y. Yu, L.-Å. Ragnarsson, V. S. Chang, T. Schram, B. J. O'Sullivan, S. Kubicek, R.aMitsuhashi, A. Akheyar, S. Van Elshocht, T. Witters, A. Delabie, C. Adelman, E. Röhr, R.aSinganamalla, S. -Z. Chang, J. Swerts, P. Lehnen, S. De Gendt, P. P. Absil, and S. Biesemans</i>	
<b>Mechanisms for Junction Degradation of Advanced MOSFETs Induced by Plasma Processing</b> .....	95
<i>Masayuki Kamei, Koji Eriguchi, Kenji Okada and Kouichi Ono</i>	
<b>Effects of Drift-Region Design on the Reliability of Integrated High-Voltage LDMOS Transistors</b> .....	99
<i>Jone F. Chen, Shiang-Yu Chen, Kuen-Shiuan Tian, Kuo-Ming Wu, Yan-Kuin Su, C. M. Liu and S. L. Hsu</i>	
<b>Misalignment of the Block Oxide Height in Self-Aligned bSPIFET</b> .....	103
<i>Jyi-Tsong Lin and Yi-Chuen Eng</i>	
<b>A Low-Cost Color Interpolation Method for CCD Digital Still Camera</b> .....	107
<i>Kai-Sheng Yang, Pei-Yin Chen, Chia-Wen Chang and Yu-Pin Chang</i>	
<b>Technology, Design, and Implementation of High-K MIM Capacitors for High di/dt Applications: Microprocessor, IO, and Clocking</b> .....	111
<i>Héctor Sánchez, Om P. Mandhana, Bill Johnstone, Doug Roberts, Joshua Siegel, Brad Melnick, Muhsin Celik, Mike Baker, Jim Hayden, Byoung Min, John Edgerton and Bruce White</i>	

<b>Supply Voltage Adjustment Technique with Process-Voltage Conversion Table for Low Power Consumption</b> .....	117
<i>Atsuki Inoue, Hiroshi Okano, Tetsuyoshi Shiota, Yukihito Kawabe, Wataru Shibamoto and Tetsutaro Hashimoto</i>	
<b>POWER, PERFORMANCE, AND AREA OPTIMIZATION THROUGH THE USE OF SEMICONDUCTOR TRENCH DECOUPLING CAPACITORS</b> .....	121
<i>Umberto Garofano, Joseph W. Yoder, Jeanne Paulette Bickford and Charlie S. Ng</i>	
<b>A design methodology of chip-to-chip wireless power transmission system</b> .....	125
<i>Kohei Onizuka, Makoto Takamiya, Hiroshi Kawaguchi and Takayasu Sakurai</i>	
<b>Software Aspects of the Digital RF Processor (DRPTM)</b> .....	129
<i>Roman Staszewski, Tom Jung, Robert B. Staszewski, Dirk Leipold and Tom Murphy</i>	
<b>An Offset Cancellation Technique for Two-Stage CMOS Operational Amplifiers</b> .....	134
<i>Chih-Wen Lu</i>	
<b>Analysis of Power Efficiency for Four-Phase Negative Charge Pumps with Body Potential Control</b> .....	137
<i>Chien-pin Hsu and Hongchin Lin</i>	
<b>A 5-bit Interpolating Flash ADC in 0.13-<math>\mu</math>m SiGe BiCMOS</b> .....	141
<i>Po-Hsin Chen and Martin Peckerar</i>	
<b>Design for Mixed Circuits of Organic FETs and Plastic MEMS Switches for Wireless Power Transmission Sheet</b> .....	144
<i>Makoto Takamiya, Tsuyoshi Sekitani, Yoshio Miyamoto, Yoshiaki Noguchi, Hiroshi Kawaguchi, Takao Someya and Takayasu Sakurai</i>	
<b>Inductive-Coupling Transceiver for 3D System Integration</b> .....	148
<i>Noriyuki Miura and Tadahiro Kuroda</i>	
<b>Technology and Application of 3D Interconnect</b> .....	152
<i>Robert E. Jones, Ritwik Chatterjee and Scott Pozder</i>	
<b>3D SYSTEM INTEGRATION TECHNOLOGIES</b> .....	156
<i>Eric Beyne and Bart Swinnen</i>	
<b>Enabling technologies for 3D System on Chip (SoC) integration and examples of 3D integrated structures</b> .....	159
<i>Barbara Charlet, Léa Di Cioccio and Patrick Leduc</i>	
<b>On chip post-processed microbattery powered with RF and thermal energy through a power management circuit</b> .....	160
<i>Hélène Lhermet, Cyril Condemine, Raphaël Salot, Marc Plissonnier, Sylvain Bacquet and Patrick Audebert</i>	
<b>Continuous Time Interface for <math>\pm 1.5</math> g Closed-Loop Accelerometer</b> .....	163
<i>Lasse Aaltonen, Pasi Rahikkala, Mikko Saukoski and Kari Halonen</i>	
<b>Protecting Big Blue from Rogue Subatomic Particles</b> .....	167
<i>Ethan H. Cannon, AJ KleinOowski, Michael S. Gordon, David F. Heidel, Jack Hergenrother, K. Paul Muller, Phil Oldiges, Cristina Plettner, Daniel D. Reinhardt, Kenneth P. Rodbell and Henry H. K. Tang</i>	

<b>On the Scalability of Redundancy based SER Mitigation Schemes</b> .....	173
<i>N. Seifert, B. Gill, V. Zia, M. Zhang and V. Ambrose</i>	
<b>Soft Error Considerations for Multicore Microprocessor Design</b> .....	182
<i>William H. Robinson, Michael L. Alles, Theodore A. Bapty, Bharat L. Bhuva, Jeffrey D. Black, Alfred B. Bonds, Lloyd W. Massengill, Sandeep K. Neema, Ronald D. Schrimpf and Jason M. Scott</i>	
<b>High Energy Neutron Multiple-Bit Upset</b> .....	186
<i>Alan D. Tipton, Jonathan A. Pellish, Patrick R. Fleming, Ronald D. Schrimpf, Robert A. Reed, Robert A. Weller, Marcus H. Mendenhall and Lloyd W. Massengill</i>	
<b>Soft-Error Charge-Sharing Mechanisms at Sub-100nm Technology Nodes</b> .....	189
<i>L. W. Massengill, O. A. Amusan, S. Dasgupta, A. L. Sternberg, J. D. Black, A. F. Witulski, B. L. Bhuva and M.L. Alles</i>	
<b>Modeling Alpha and Neutron Induced Soft Errors in Static Random Access Memories</b> .....	193
<i>Kevin Warren, Jeffrey D. Wilkinson, Scott Morrison, Robert A. Weller, Mark E. Porter, Brian D. Sierawski, Robert A. Reed, Marcus H. Mendenhall , Ron D. Schrimpf and Lloyd W. Massengill</i>	
<b>Design Asynchronous Circuits for Soft Error Tolerance</b> .....	197
<i>Weidong Kuang, Enjun Xiao, Casto Manuel Ibarra and Peiyi Zhao</i>	
<b>A Probabilistic Logic for Nanoscale Devices</b> .....	202
<i>Xiaojun Lu and Xiaoyu Song</i>	
<b>Carrier Density and Effective Mass Calculations for Carbon Nanotubes</b> .....	206
<i>Jose M. Marulanda and Ashok Srivastava</i>	
<b>2Mb SPRAM Design: Bi-Directional Current Write and Parallelizing-Direction Current Read Schemes Based on Spin-Transfer Torque Switching</b> .....	210
<i>R. Takemura, T. Kawahara, K. Miura, J. Hayakawa, S. Ikeda, Y. M. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka and H. Ohno</i>	
<b>A Novel 90nm 8T SRAM Cell With Enhanced Stability</b> .....	214
<i>Abhijit Sil, Soumik Ghosh and Magdy Bayoumi</i>	
<b>In-depth Analysis of 4T SRAM Cells in Double-Gate CMOS</b> .....	218
<i>Bastien Giraud, Andrei Vladimirescu and Amara Amara</i>	
<b>Low-Leakage ROM Architecture for High-Speed Mobile Applications</b> .....	222
<i>Arnaud Turier and Lotfi Ben Ammar</i>	
<b>Design of Small Area and Low Power Consumption Mask ROM</b> .....	226
<i>Wei Cui</i>	
<b>Cell BE SOC Debug Features</b> .....	230
<i>Mack Riley and Mike Genden</i>	
<b>Built-In Soft Error Resilience for Robust System Design</b> .....	235
<i>Subhasish Mitra, Ming Zhang, Norbert Seifert, TM Mak and Kee Sup Kim</i>	
<b>SRAM Yield Sensitivity to Supply Voltage Fluctuations and Its Implications on Vmin</b> .....	241
<i>Rouwaida Kanj, Rajiv Joshi and Sani Nassif</i>	

**Novel Variation-Aware Circuit Design of Scaled LTPS TFT for Ultra low Power,  
Low-Cost Applications.....245**  
*Jing Li, Kunhyuk Kang and Kaushik Roy*