



**Proceedings of the
14th International Symposium
on the Physical & Failure Analysis
of Integrated Circuits**

IPFA 2007

Organized by:

IEEE ED/SSC Chapter, Bangalore, India

Technically co-sponsored by:

IEEE Electron Devices Society



IEEE Reliability Society



In co-operation with:

IEEE Reliability/CPMT/ED Chapter, Singapore and
IEEE ED/AP Chapter, Bombay

CONTENTS

SESSION 1: OPENING SESSION

- KEYNOTE ADDRESS:** Challenges in Reliability Assessment of Advanced CMOS Technologies
G. Groeseneken, R. Degraeve, B. Kaczer and P. Roussel / *IMEC, Leuven, Belgium*1
- KEYNOTE ADDRESS:** Moore's Law: A CMOS Scaling Perspective
S. Tyagi / *Intel, Bangalore, India*10

SESSION 2: PLENARY SESSION I (INVITED PAPERS)

- 2.1 Reliability- and Process- Variation Aware Design of VLSI Circuits
M. Alam, K. Kang, B.C. Paul and K. Roy / *Purdue University, USA*17
- 2.2 Reliability Assessment on Highly Manufacturable MOSFETs with Metal Gate and Hf based Gate Dielectrics
R. Choi¹, C. Young¹, C.Y. Kang¹, D. Heh¹, G. Bersuker¹, S. Krishnan², P. Kirsch³, A. Neugroschel⁴, S.C. Song¹, B.H. Lee³, and R. Jammy³ / ¹*SEMATECH, USA*, ²*currently with IBM*; ³*IBM assignee to SEMATECH*; ⁴*Univ. of Florida, Austin, Texas*26
- 2.3 Atomic Scale Strain Measurements for Nanoelectronic Devices
C.H. Tung¹, K.L. Pey², F. Qinrong³ and B. Fox³ / ¹*Institute of Microelectronics, Singapore*; ²*Nanyang Technological University, Singapore*; ³*Institute of High Performance Computing, Singapore*30
- ISTFA 2006 Best Paper:** Functional IC Analysis Through Chip Backside With Nano Scale Resolution – E-beam Probing in FIB trenches to STI Level
R. Schlangen¹, R. Leihkauf¹, U. Kerst¹, C. Boit¹ and B. Krueger² / ¹*Berlin University of Technology, Germany*; ²*Infineon Technologies, Germany*35

SESSION 3: ADVANCED FAILURE ANALYSIS I

- 3.1 Novel Flip-Chip Probing Methodology Using Electron Beam Probing
R.K. Jain¹, T. Malik¹, T. Lundquist¹, R. Schlangen², R. Leihkauf², U. Kerst² and C. Boit²
/ ¹*Credence DCG, USA*; ²*Berlin University of Technology, Germany*39
- 3.2 Salicidation Issue in 65nm Technology Development
H. Tan, P.K. Tan, E. Hendarto, S.L. Toh, Q.F. Wang, J.L. Cai, Q. Deng, T.H. Ng, Y.W. Goh, Z.H. Mai and J. Lam / *Chartered Semiconductor Manufacturing, Singapore*44
- 3.3 A Strategy to Analyze Soft Reliability Issues Detected by Iddq Measurements
I. Österreicher¹, C. Nowak¹, S. Eckl¹, B. Tippelt² and W. Werner² / ¹*Infineon Technologies, Germany*; ²*Qimonda Dresden GmbH, Germany*48

- 3.4 Use of Nanoprobing as the Diagnostic Tool for Nanoscaled Devices
S.L. Toh, Z.H. Mai, P.K. Tan, E. Hendarto, H. Tan, Q.F. Wang, J.L. Cai, Q. Deng, T.H. Ng,
Y.W. Goh, J. Lam and L.C. Hsia / *Chartered Semiconductor Manufacturing, Singapore*53

SESSION 4: BACKEND RELIABILITY AND ANALYSIS

- 4.1 Effect of CoWP Capping Layers on Dielectric Breakdown of SiO₂
J. Gambino, F. Chen, S. Mongeon, D. Meatyard, T. Lee, B. Lee, H. Bamnolker, L. Hall,
N. Li, M. Hernandez, P. Little, M. Hamed, I. Ivanov / *IBM Microelectronics, VT, USA;*
Blue29 LLC, CA, USA59
- 4.2 Blech Effect in Cu Interconnects with Oxide and Low-k Dielectrics
Y. Hou and C.M. Tan / *Nanyang Technological University, Singapore*65
- 4.3 A Compact Model Analysis of Layout Variation Impact on Mechanical Stress in Dielectrics
A.P. Karmarkar¹, X. Xu², S. Saha², X. Lin², G. Rollins² and X.-W. Lin² / ¹*Synopsys, India;*
²*Synopsys, CA, USA*70
- 4.4 Experimental Study of Charge Displacement in Nitride Layer and its Effect on Threshold
Voltage Instability of Advanced Flash Memory Devices
G. Tao, Som Nath, C. Ouvrard, H. Chauveau, D. Dormans and R. Verhaar
/ NXP Semiconductors, Netherlands76
- 4.5 Influence of Technological Parameters on the Behavior during Aging at High Temperature of
Various Packages, in the Automotive Environment
B.M. Auguste¹, L. Pascal¹, G. Annabelle¹, F. Hélène², L. Jean-Pierre³, C. Frédéric⁴ and L.G. René⁴
/ ¹ATMEL Nantes SA, France; ²IMS Université Bordeaux, France; ³IMN, UMR, France;
⁴LGMPA, Nantes SA, France81

SESSION 5: RELIABILITY OF GATE DIELECTRICS

- 5.1 Proof-of-Concept Structure for Investigation of Successive Soft Gate Oxide Breakdowns in Two
Dimensions
B. Kaczer¹, R. Fernandez², A. Nackaert¹, T. Chiarella¹ and G. Groeseneken³ / ¹*IMEC, Belgium;*
²*UAB, Spain; ³ESAT, Katholieke Universiteit Leuven, Belgium*87
- 5.2 Comparison of Negative Bias Temperature Instability in HfSiO(N)/TaN and SiO(N)/poly-Si
pMOSFETs
V. D. Maheta, S. Purawat and G. Gupta / *IIT Bombay, India*91
- 5.3 Mechanism of Bias-Temperature Instability: Results from Positive Gate Stress
D.S. Ang, G.A. Du, and S. Wang / *Nanyang Technological University, Singapore*96
- 5.4 Internal Photoemission Study on Reliability of Ultra-thin Zirconium Oxide Films on Strained-Si
M.K. Bera, C. Mahata and C. K. Maiti / *IIT Kharagpur, India*100

SESSION 6: MEMS FAILURE ANALYSIS

- 6.1 Electrical OverStress/ElectroStatic Discharges (EOS/ESD) Specificities in MEMS: Outline of a Protection Strategy
B. Caillard¹, C. Pellet¹, A. Touboul¹, Y. Mita² and H. Fujita³ / ¹IMS, University of Bordeaux, France; ²Shibata-Mita laboratory, University of Tokyo, Japan; ³CIRMM, IIS, University of Tokyo, Japan107
- 6.2 Failure Analysis of a MEMS Micro-Injector Printing Head
I.Y. Lee¹, T.P. Hsu¹, W.W. Wang¹, Y. Chiu², H.K. Tang¹, F.C. Tseng¹ and K. Lee¹
/ ¹BenQ Corporation, Taiwan; ²National Chiao Tung University, Taiwan112
- 6.3 Reliability Analysis of Torsional Varactor
C. Venkatesh and N. Bhat / Indian Institute of Science, India116
- 6.4 Failure Mechanisms of AlN based RF-MEMS Switches Under DC and ESD Stresses
J. Ruan¹, N. Nolhier¹, M. Bafleur¹, L. Bary¹, N. Mauran¹, F. Coccetti¹, T. Lisec² and R. Plana¹
/ ¹LAAS-CNRS, France; ²ISIT-FHG, Germany120

SESSION 7: PLENARY SESSION II (INVITED PAPERS)

- 7.1 Beyond Scaling – Teaching the Old Dog Some New Tricks!
S.S. Iyer / IBM, USA125
- 7.2 Trends in Memory Technology – Reliability Perspectives, Challenges and Opportunities
C. Mouli, K. Prall and C. Roberts / Micron Technology Inc, Boise, USA130
- 7.3 Reliability Challenges in Analog and Mixed Signal Technologies
P. Chaparala, D. Brisbin, J. Kim and B. OConnell / National Semiconductor Corp., Santa Clara, CA, USA135

- ESREF 2006 Best Paper:** Improved Physical Understanding of Intermittent Failure in Continuous Monitoring Method
W.C.M. Filho, M. Brizoux, H. Frémont and Y. Danto / Thales Services SAS, Orsay, France & Université Bordeaux, Talence Cedex, France141

SESSION 8: PLENARY SESSION III (INVITED PAPERS)

- 8.1 Hermeticity Testing and Failure Analysis of MEMS Packages
I. De Wolf¹, A. Jourdain¹, P.D. Moor¹, H.A.C. Tilmans¹ and L. Marchand² / ¹IMEC, Belgium; ²ESA-ESTEC, The Netherlands147
- 8.2 Electrothermal Transport in Carbon Nanostructures
Q. Ngo¹, T. Yamada^{1,2}, K. Gleason¹, M. Suzuki¹, H. Kitsuki¹, A.M. Cassell², and C.Y. Yang¹
/ ¹Santa Clara University, California, USA; ²NASA Ames Research Center, California, USA155

8.3	ESD Protection for sub- 45 nm MugFET Technology M.I. Natarajan ¹ , S. Thijs ^{2,4} , D. Tremouilles ³ , D. Linten ² , N. Collaert ² , M. Jurczak ² and G. Groeseneken ^{2,4} / ¹ Silterra, Malaysia; ² IMEC, Belgium; ³ ISGE, LAAS-CNRS, France; ⁴ Katholieke Universiteit, Belgium	159
8.4	Impact of Front End Processing on Gate Oxide Reliability K. Ahmed / <i>Applied Materials, Sunnyvale, CA, USA</i>	165

SESSION 9: DEVICE RELIABILITY EVALUATION

9.1	New Hot-Carrier Lifetime Technique for High- to Low- Supplied Voltage nMOSFETs C. Guerin ^{1,3} , C. Parthasarathy ² , V. Huard ³ and A. Bravaix ⁴ / ¹ ST Microelectronics, India; ² ST Microelectronics, India; ³ NXP Semiconductors, France; ⁴ L2MP-ISEN, UMR CNRS, France	173
9.2	Improving the DC Performance of Bulk FinFETs by Optimum Body Doping M. Manoj, M. Nagpal and V.R. Rao / <i>IIT Bombay, India</i>	180
9.3	Advanced π -FET Technology for 45 nm Technology Node Y.C. Eng and J.T. Lin / <i>National Sun Yat-Sen University, Taiwan</i>	185
9.4	Comparison of Digital- and Analog-like Progressive Breakdown in nMOSFETs and pMOSFETs with Ultrathin Gate Oxide V.L. Lo ¹ , S. Ashwin ¹ , K.L. Pey ¹ and C.H. Tung ² / ¹ Nanyang Technological University, Singapore; ² Institute of Microelectronics, Singapore	189
9.5	Ensuring IC Reliability by Automated Design Checks P. Chawda, M. Rajeswaran, J. Joy, and P.R. Suresh. / <i>Texas Instruments, India</i>	193
9.6	Extensive Reliability Analysis of Tungsten Dot NC Devices Embedded in HfAlO High-k Dielectric under NAND (FN/FN) Operation P.K. Singh, and A. Nainani / <i>IIT Bombay, India</i>	197

SESSION 10: ADVANCED FAILURE ANALYSIS II

10.1	Application of Time Domain Reflectometry in Evaluating Irregular Inter-metallic Compound Growth in Gold Wire Bonds Encapsulated with Green Epoxy Mold Compound J. Wong, A. Seah and S. Chew / <i>Cookson Electronics Semiconductor Packaging, Singapore</i>	203
10.2	Impact Induced Metal Crush Failures I. De Wolf, F. Duflos, B. Vandeveld, P. Vercruysse and D. Vanderstraeten / <i>IMEC, Belgium; AMIS, Belgium</i>	209
10.3	Combine Micro-probing and ORBICH to Catch Non-recognizable Fault in RF and Mixed-Mode Integrated Circuits C.M. Shen, L.F. Wen, T.C. Chuang, Y.L. Chang, S.C. Lin, C.M. Huang and J.H. Chou / <i>Taiwan Semiconductor Manufacturing Company, Taiwan</i>	214

10.4	EBIC Investigations on Active Polymer Devices A. Pugatschow, R. Heiderhoff, M. Forster, U. Scherf, and L.J. Balk / <i>University of Wuppertal, Institute of Polymer Technology, Germany</i>	218
10.5	Contact Level Probing and Transistor Characterization - a New Fault Isolation Technique - for Identifying Leakage Fails A.R. Medicharla, F.S. Wong and A. Tay / <i>Micron Semiconductor Asia, Singapore</i>	223

SESSION 11: POSTER SESSION

P1	IC Debug and Defect Localization Using Dynamic Laser Stimulation and Time-Resolved Emission J. Ferrigno ¹ , P. Perdu ¹ , K. Sanchez ¹ , D. Lewis ² , M. Vallet ³ and S. Dudit ³ / ¹ <i>CNES Laboratory, French Space Agency, France;</i> ² <i>IMS, Universite de Bordeaux, France;</i> ³ <i>ST Microelectronics, France</i>	229
P2	Soft Defects: Challenge and Chance for Failure Analysis C. Burmer, C. Brillert, and Z. Qian / <i>Infineon Technologies, Germany</i>	235
P3	A Near Infra-Red, Continuous Wavelength, In-Lens Spectroscopic Photon Emission Microscope System S.L. Tan ¹ , K.H. Toh ¹ , J.C.H. Phang ^{1,2} , D.S.H. Chan ¹ , C.M. Chua ² , and L.S. Koh ² / ¹ <i>CICFAR, National University of Singapore, Singapore;</i> ² <i>SEMICAPS, Singapore</i>	240
P4	Optimization of PMOS-Triggered SCR Devices for On-Chip ESD Protection in a 0.18- μ m CMOS Technology S.H. Chen ^{1,2} and M.D. Ker ¹ / ¹ <i>National Chiao-Tung University, Taiwan.;</i> ² <i>Industrial Technology Research Institute, Taiwan</i>	245
P5	The Impact of N-Drift Implant on ESD Robustness of High-Voltage NMOS with Embedded SCR Structure in 40-V CMOS Process W.J. Chang ¹ , M.D. Ker ¹ , T.X. Lai ² , T.H. Tang ² and K.C. Su ² / ¹ <i>National Chiao-Tung University, Taiwan;</i> ² <i>United Microelectronics Corp., Taiwan</i>	249
P6	Transient-Induced Latchup in CMOS Integrated Circuits due to Electrical Fast Transient (EFT) Test C.C. Yen and M.D. Ker / <i>National Chiao-Tung University, Taiwan</i>	253
P7	Statistical Analysis of Multi-Censored Electromigration Data using the EM Algorithm R. Nagarajan and C.M. Tan / <i>Nanyang Technological University, Singapore</i>	257
P8	The Failure Mode Investigation of Barrier Layer TaN Combined with Al Pad Architecture Using in Cu Process P.Y. Chen ¹ , S.L. Chen ² , M.H. Tsai ² , M. H. Jing ¹ and T.C. Lin ¹ / ¹ <i>I-Shou University, Taiwan;</i> ² <i>National United University, Taiwan</i>	263
P9	Design for Reliability (DfR) in MEMS Using Worst-case Methods S.P. Vudathu ¹ , S. Lavu ² and R Laur ¹ / ¹ <i>ITEM, University of Bremen, Germany;</i> ² <i>MISEC, Heriot-Watt University, Scotland, UK</i>	267
P10	Application of Back-side Laser Technique on Failure Analysis C.H.W. Lee, R.D. Lin, C.H. Chong and C. Lin / <i>United Microelectronics Corporation, Singapore</i>	273

P11	Failure Analysis of I/O with ESD Protection Devices in Advanced CMOS Technologies M. Muhammad, R. Gauthier, K. Chatty, J. Li and C. Seguin / <i>IBM Semiconductor Research and Development Center, USA</i>	276
P12	The Defects of Silicon Reacted with Carbon Content Vapour in ULSI Nano-meter-Generation Technology P.Y. Chen ¹ , S.L. Chen ² , M.H. Tsai ² , M.H. Jing ¹ , T.C. Lin ¹ and C.C. Kuo ³ / <i>I-Shou University, Taiwan; ²National United University, Taiwan; ³Tung Fang Institute of Technology, Taiwan</i>	280
P13	Degradation- and Failure Mode Analysis of III-V Nitride Devices J. Tharian / <i>EMPA Swiss Federal Labs for Material Testing & Research, Switzerland</i>	284
P14	Study of Time-Dependent Dielectric Breakdown on Gate Oxide Capacitors at High Temperature R. Moonen ^{1,4} , P. Vanmeerbeek ² , G. Lekens ³ , W. De Ceuninck ^{1,3} , P. Moens ² and J. Boutsen ⁴ / <i>¹Hasselt University, Institute for Materials Research (IMO), Belgium; ²AMI Semiconductor Belgium, ³IMEC vzw, division IMOMECE, Belgium; ⁴XIOS Hogeschool Limburg, Universitaire Campus, Belgium</i>	288
P15	Analytic Model for the Post-Breakdown Current in HfO ₂ /TaN/TiN Gate Stacks E. Miranda ¹ , K.L. Pey ² , R. Ranjan ^{2,3} and C.H. Tung ³ / <i>¹Universitat Autònoma de Barcelona, Spain; ²Nanyang Technological University, Singapore; ³Institute of Microelectronics, Singapore</i>	292
P16	Development and Characterization of Silicon via Tapering Process for 3D System in Packaging Application N. Ranganathan ^{1,2} , L. Ebin ¹ , N. Balasubramanian ¹ , K. Prasad ³ and K.L. Pey ² / <i>¹Institute of Microelectronics, Singapore; ²Nanyang Technological University, Singapore; ³Auckland University of Technology, New Zealand</i>	296
P17	Failure Analysis On Low Pull Strength of Thermo-sonic Wedge Bond between Gold Wire and Gold Substrate of MEMS Device S.K. Thakur and G.T. Kwee / <i>Delphi Automotive Systems, Singapore</i>	301
P18	A Simple and Direct Method for Interface Characterization of OFETs P. Srinivas ¹ , S.P. Tiwari ¹ , H.N. Raval ¹ , R.N. Ramesh ¹ , T. Cahyadi ² , S.G. Mhaisalkar ² and V.R. Rao ¹ / <i>¹IIT Bombay, Mumbai, India; ²Nanyang Technological University, Singapore</i>	306