

2007 7th International Conference on ASIC

22 - 25 October 2007

Guilin, China

Volume 1 of 3

Table of Contents

Keynote Speech Index.....	xii
Tutorial Session Index.....	xiii
Technical Session Index	xiv

Keynote Speech Index

K-1	The RF-CMOS Story: From University Research to Industry Mainstream	1
	Asad A. Abidi LUMS School of Science & Engineering, Lahore, Pakistan	
K-2	High-Performance and Low-Power SRAMs Design in Nano-Scale CMOS Technology	2
	Kevin X. Zhang INTEL CORPORATION, USA	
K-3	The Challenge of Design Flow Integration and its Impact on Complex System Design	3
	Andreas Kuehlmann, Cadence, USA	
K-4	Video Compression LSI: Past, Present, and Future Trends	4
	Takeshi Ikenaga Waseda University, Japan	
K-5	Challenges for Consumer Electronics for the 21st Century	5
	Steve Leibson Tensilica, Inc. USA	

Tutorial Session Index

T-1	Design of integrated RF front-ends in submicron and deep submicron CMOS technologies	8
	J. Long TU Delft, Netherland	
T-2	A/D Converters for Wireless Communication in Nanometer CMOS	9
	Yun Chiu UIUC, USA	
T-3	SOC Design Flow Case Study: Design a Video Processing Pipeline	10
	Shengqi Yang, Tiehan Lu Intel, USA	
T-4	Inductance Extraction and Compact Modeling of Inductively Coupled Interconnects in the Presence of Process Variations	11
	Sheldon Tan ¹ , Jeffrey Fan ² ¹ University of California, USA; ² Florida International University, USA	
T-5	What Makes Moore's Law Continue? - Recent Advances in Semiconductor	12
	Linming Jin Brocade Communications, USA	
T-6	Electrostatic Discharge (ESD) and Latchup in Advanced Semiconductors	13
	Steven H. Voldman IBM, USA	
T-7	Software Defined Cognitive Radios	14
	Ramesh Harjani, Ahmed H. Tewfik, Gerald E. Sobelman University of Minnesota, USA	

Technical Session Index

SESSION 1-A

VLSI System and Circuits

1.1-I	SOC Design Challenges for Embedded Systems	15
	Toshihiro Hattori Renesas Technology Corp., Japan.	
1.1-R	Design of A Dynamic Memory Access Scheduler	20
	Jun Zheng ^{1,2} , Kang Sun ^{1,3} , Xuezeng Pan ¹ , Lingdi Ping ¹ ¹ Zhejiang University, China; ² Zhejiang Institute of Communication and Media, China; ³ IBM Global Engineering Solution, GCG Delivery, China	
1.3-R	A Self-control Structure for Pipeline Control	24
	Wang Bing, Peng Ruihua, Wang Qin Shanghai Jiaotong University, China	
1.4-R	A Novel Dynamic Scheduling Algorithm of Data Hazard for Embedded Processor	28
	Jiajing Lu, Xiaofang Zhou, Junyu Wang Fudan University, China	
1.5-R	A Novel Framework for Fast Embedded Face Detection System	32
	Jian Xiao ^{1,2} , Gugang Gao ¹ , Chen Hu ¹ , Haidong Feng ² ¹ Southeast University, China; ² Nanjing University of Posts and Telecommunications, China	
1.6-R	A Microarchitecture of Clustered Superscalar Processor	36
	Yang Bing, Mao Zhigang, Gan chuhui Harbin Institute of Technology, China	

SESSION 1-B

VLSI System and Circuits

1.7-R	A Novel VLSI Architecture for 2-D Discrete Wavelet Transform	40
	Liu Hongjin, Shao Yang, He Xing, Zhang Tiejun, Wang Donghui, Hou Chaohuan Chinese Academy of Sciences, China	

1.8-R	ASIC Design of Low-power Reconfigurable FFT Processor Guihua Liu ^{1,2} , Quanyuan Feng ¹ ¹ Southwest Jiaotong University, China; ² Southwest University of Science and Technology, China	44
1.9-R	Multiple-Precision Subword-Parallel Multiplier using Correction-Value Merging Technique Yan Sun ¹ , Lanfei Dong ² , Daheng Yue ¹ , Shaoqing Li ¹ , Minxuan Zhang ¹ ¹ National University of Defense Technology, China; ² QINGDAO MESNAC Co. Ltd., China	48
1.10-R	Design and Implement of High Fan-in Logic in High-Speed Circuit Xun Chen, Chaochao Feng, Yanning Wang, Shaoqing Li, Minxuan Zhang National University of Defense Technology, China	52
1.11-R	Research and Implement a Low-Power Configurable Embedded Processor for 1024-Point Fast Fourier Transform Yong Li, Zhiying Wang, Jian Ruan, Kui Dai National University of Defense Technology, China	56
1.12-R	Design of A Fully Pipelined Single-Precision Floating-Point Unit Zhaolin Li, Xinyue Zhang, Gongqiong Li Tsinghua University, China	60

SESSION 1-C

VLSI System and Circuits

1.2-I	High-speed baud-rate clock and data recovery Faisal A. Musa, Anthony Chan Carusone Univ. of Toronto, Canada	64
1.13-R	Low Leakage Dynamic Circuits with Dual Threshold Voltages and Dual Gate Oxide Thickness Song Yang, Hong Wang, Zhijia Yang Chinese Academy of Sciences, China	70
1.14-R	Power Management with Fuzzy Decision Support System Mehrzad Samadi, Ali Afzali-Kusha University of Tehran, Iran	74
1.15-R	Power Management by Brain Emotional Learning Algorithm	78

Mehrzad Samadi, Ali Afzali-Kusha, Caro Lucas
University of Tehran, Iran

- | | | |
|---------------|--|-----------|
| 1.16-R | Multi-level Signaling for Energy-Efficient On-Chip Interconnects | 82 |
| | Fakhrul Zaman Rokhani, Gerald E. Sobelman
University of Minnesota, Minneapolis, USA | |
| 1.17-R | A Power Optimized Carry Generation Logic Implementation Using Input Pattern Based Area Reduction Technique for Adder Structures | 86 |
| | Krashna Nand Mishra
Persistent Systems Private Limited, India | |
| 1.18-R | Modified Modular Inversion Algorithm for VLSI Implementation | 90 |
| | Xiaodong Yan, Shuguo Li
Tsinghua University, China | |

SESSION 1-D

VLSI System and Circuits

- | | | |
|---------------|---|------------|
| 1.19-R | A Design Flow for Clock Controller Hard-macro Generation | 94 |
| | Wang Bing, Peng Ruihua, Wang Qin
Shanghai Jiaotong University, China | |
| 1.20-R | General Purpose Multi-Channel Signal Generator Based on Xilinx Virtex II Pro FPGAs | 98 |
| | Junfang Yao, Subbarao V. Wunnavu
Florida International University, Miami, USA | |
| 1.21-R | Design of Heterogeneous MPSoC on FPGA | 102 |
| | Wenting Zhang, Luofeng Geng, Duoli Zhang, Gaoming Du, Minglun Gao, Wei Zhang, Ning Hou, Yihua Tang
Hefei University of Technology, China | |
| 1.22-R | Design and Realization of a System Simulator | 106 |
| | Na Bai, Fang Lu, Jun Yang, Longxing Shi
Southeast University, China | |
| 1.23-R | PAFESD: Process Algebras for Electronic System Designs | 110 |
| | K.L. Man
University College Cork (UCC), Cork, Ireland | |

1.24-R	On Extended Graph-Based Rewiring Technique F. S. Chim, Y. L. Wu The Chinese University of Hong Kong, China	114
1.25-R	Design Space Exploration in Multi-objective Hierarchical SOC Design Muhua Han, Yuefeng Xie, Leibo Liu, Shaojun Wei Tsinghua University, China	118
1.26-R	Analog Design of a Radial Basis Function Network Liang Yan, Jin Dongming Tsinghua University, China	122

SESSION 1-E

VLSI System and Circuits

1.27-R	Single-Phase Adiabatic Flip-Flops and Sequential Circuits Using Improved CAL circuits Changning Luo, Jianping Hu Ningbo University, China	126
1.28-R	A New Type of High-Performance Low-Power Low Clock-Swing TSPC Flip-Flop Yingbo Hu, Zhaolin Li, Runde Zhou Tsinghua University, China	130
1.29-R	A Low-Power Adiabatic CAM Based on Dual Transmission Gate Adiabatic Logic Sheng Zhang, Jianping Hu, Jing Dai Ningbo University, China	134
1.30-R	Research of Adiabatic Multiplier Based on CTGAL Xu Jian ¹ , Wang Pengjun ^{1,2} , Zeng Xiaoyang ² ¹ Ningbo University, China; ² Fudan University, China	138
1.31-R	A low clock swing, power saving and generic technology based D flip-flop with single power supply Jianjun Zhang, Yihe Sun Tsinghua University, China	142
1.32-R	An Energy-Efficient Power-Gating Adiabatic Circuits Using Transmission Gate Switches Dong Zhou, Jianping Hu Ningbo University, China	145

SESSION 1-F

VLSI System and Circuits

1.34-P	Power Estimation Technique for Reed-Muller Logic Circuits Xien Ye, Xue Gan ,Yinshui Xia Ningbo University, China	149
1.35-P	Fast Bit Permutation Instruction Based on Omega+Omega Network Zibin Dai, Nan Xiang The PLA Information Engineering University, China	153
1.36-P	An FPGA Configuration Circuit Used for Fast and Partial Configuration Wang Yabin, Wangyuan, Lai Jinmei Fudan University, China	157
1.37-P	Adiabatic Tree Multipliers Using Modified Booth Algorithm Ling Wang, Jianping Hu Ningbo University, China	161
1.38-P	Research on Low Power Design in SOC by Using Charge-Recovery Technology Shuhui Yang ¹ , Xuehua Li ¹ , Yafei Wang ¹ , Yulin Qiu ² ¹ Beijing Information S&T University, China; ² Institute of Micro-electronics of CAS, China	165
1.39-P	$\pm 1.2V$ High Frequency Four Quadrant Current Multiplier Behzad Ghanavati, Abdollah Khoei, Khayrollah Hadidi Urmia University, Iran	169
1.40-P	Design Theory and Fabrication Process Integration of 32nm Node Si, Ge and Si_{1-x}Ge_x Vertical Dual Carrier Field Effect Transistor SOC for Switching and Communication Applications C. Huang ¹ , Y.H. Yang ¹ , D. H. Huang ² , Y.Z. Xu ³ , Y.F. Zhao ³ , D. Bai ³ , J. Xu ⁴ , D.G. Liu ⁴ , G.H. Li ⁵ , R. Yang ⁵ , P. Xu ⁶ ¹ China Aerospace Corporation, China; ² Florence Science and Technology, San Jose, CA, USA; ³ Beijing Microelectronics Institute, China; ⁴ Tsinghua University, China; ⁵ Beijing Normal University, China; ⁶ China Resources Semiconductor, Hong Kong, China	173
1.41-P	Design and Implementation of A High-speed Reconfigurable Multiplier Wei Li, Zibin Dai, Tao Meng, Qiao Ren The PLA Information Engineering University, China	177

1.43-P	The Use of WAGA to Search the Best Polarity of XNOR/OR Logic Lu Jingang ¹ , Wang Pengjun ^{1,2} , Zeng Xiaoyang ² ¹ Ningbo University, China; ² Fudan University, China	181
1.44-P	A Contribution to the Discrete Z-Domain Analysis of ADPLL Xin Chen, Jun Yang, Xiaoying Deng Southeast University, China	185
1.45-P	A 250MHz Optimized Distributed Architecture of 2D 8x8 DCT Peng Chungan, Cao Xixin, Yu Dunshan, Zhang Xing Peking University, China	189
1.47-P	Power Reduction through Specific Instruction Scheduling based on Hardware/Software Co-Design Kang Zhao ¹ , Jinian Bian ¹ , Chenqian Jiang ¹ , Sheqin Dong ¹ , Satoshi Goto ² ¹ Tsinghua University, China; ² Waseda University, Japan	193
1.48-P	Montgomery Multiplier Based on Secondary Booth Encoded Algorithm Xiaodong Yan, Shuguo Li Tsinghua University, China	197
1.50-P	A New Design of Mixed-Voltage I/O Buffers with Low-Voltage-Thin-Oxide CMOS Process Guijiang Liu, Yuan Wang, Song Jia Peking University, China	201
1.51-P	Implementing Elliptic Curve Cryptography on Nios II Processor Jianyang Zhou, Xiaowei Liu, Xiaogang Jiang Xiamen University, China	205
1.52-P	Dynamic Priority Assignment Based Task Scheduling for Battery-Powered Portable Systems Yufeng Xie, Muhua Han, Leibo Liu, Rui Dai, Shaojun Wei Tsinghua University, China	209
1.53-P	A High-Speed Dual field Arithmetic Unit and Hardware Implementation Jian Wang, Anping Jiang Peking University, China	213
1.54-P	Updating Strategy Based Architecture for Reference Picture Management in H.264/AVC Kai Luo, Dongxiao Li, Lianghao Wang, Ming Zhang	217

Zhejiang University, China

1.55-P	An Application-Specific Memory Partitioning Method for Low Power	221
	Songping Mai, Chun Zhang, Yixin Zhao, Jun Chao, Zhihua Wang Tsinghua University, China;	
1.56-P	Efficient Architecture for Two-Dimensional Discrete Wavelet Transform Based on Lifting Scheme	225
	Peng Cao, Xin Guo, Chao Wang, Jie Li Southeast University, China	
1.57-P	Low-power implementations of DSP through operand isolation and clock gating	229
	Jun Chao, Yixin Zhao, Zhijun Wang, Songping Mai, Chun Zhang Tsinghua University, China	
1.58-P	Design and Test of a Digital System Based on a CMOS 0.35um Logarithmic Pixel for Time of Flight Measurement Applications	233
	I.Bernat, M.Padilla, M.Moreno, A.Dieguez, J.Samitier University of Barcelona, Spain	
1.59-P	A Modified Golumbic Algorithm for Permutation Graphs in VLSI	237
	Xiaodi Huang, Gaofeng Wang Wuhan University, China	
1.60-P	Research on New Implementation Method of Chaotic Model Based on FPGA	241
	Xunzhang, Liya Ying, Lingling Sun, Zhineng Li Zhejiang University, China;	

SESSION 2-A

Analog, Mixed Signal and RF Circuits

2.1-I	Trends in high speed ADC design	245
	Akira Matsuzawa Tokyo Institute of Technology, Japan	
2.1-R	A 10-bit Pipeline ADC Using 40-dB Opamps and Calibrated Customized References	249
	Cheng Chen, Jiren Yuan Lund University, Sweden	
2.2-R	A Digital-Background TIADC Calibration Architecture and A Fast Calibration Algorithm for Timing-Error Mismatch	253

Lu Huang, Beiyuan Lin, Sidong Zhang
University of Science & Technology of China, China

- 2.4-R A 10-b 80Ms/s Time-Interleaved pipeline ADC Using Partially Opamp Sharing Scheme** 257
Cao Junmin, Chen Zhongjian, Lu Wengao, Zhao Baoying
Peking University, China
- 2.5-R Improved Digital Calibration Technology in a 12-b, 40-MS/s Pipelined ADC** 261
Huayu Jia, Guican Chen, Jun Cheng, Kai Zhang, Lei Shen
Xi'an Jiaotong University, China
- 2.6-R Low-Power CMOS Folding and Interpolating ADC with a Fully-folding Technique** 265
Zhen Liu, Yuan Wang, Song Jia, Lijiu Ji, Xing Zhang
Peking University, China
- 2.7-R A high precision stereo Analog-to-Digital converter** 269
Yuqing Yang^{1,2}, Terry Sculley¹, Jacob Abraham²
¹Texas Instruments Inc., USA; ²University of Texas, USA

SESSION 2-B

Analog, Mixed Signal and RF Circuits

- 2.7-I Design of a Small-Area Current Steering CMOS D/A Converter Based on a Novel Layout Technique** 273
Minkyu Song
Dongguk University, Korea
- 2.8-R A Low Power and Low 1/f-Noise Transconductance for the Input Stage of a Current Sense A/D Converter** 277
Dirk Killat
Dialog Semiconductor, Germany
- 2.9-R A Novel Double-Sampling Sigma-Delta Modulator Architecture for Broadband Applications** 281
Xiao Yang, Guican Chen, Jun Cheng, Hong Zhang
Xi'an Jiaotong University, China
- 2.10-R A 6-digit RSD Analog-to-Quaternary Converter with CMOS Current Mode Quaternary Adders** 285

ChiHong Chan, CheongFat Chan, ChiuSing Choy, KongPang Pun
The Chinese University of Hong Kong, China

- | | | |
|---------------|--|-----|
| 2.11-R | An Equalization-Based Adaptive Digital Background Calibration Technique for Successive Approximation Analog-to-Digital Converters
Wenbo Liu, Yun Chiu
University of Illinois at Urbana-Champaign, USA | 289 |
| 2.12-R | A Second-Order Low power Current-Mode Continuous-Time Sigma-Delta Modulator
Ebrahim Farshidi, Sayed Masoud Sayedi
Isfahan University of Technology, Iran | 293 |

SESSION 2-C

Analog, Mixed Signal and RF Circuits

- | | | |
|---------------|--|-----|
| 2.2-I | Low Phase Noise CMOS Voltage-controlled Oscillators
David J. Allstot ¹ , Sankaran Aniruddhan ^{1,2} , Min Chu ^{1,3} , Nathan M. Neihart ¹ , Dicle Ozis ^{1,4} ,
Sudip Shekhar ¹ , Jeffrey S. Walling ¹
¹ Univ. of Washington, USA; ² Now with Qualcomm, Inc., USA; ³ Now with Intel Corp.,
USA; ⁴ Now with Telegent Systems, Inc., USA | 297 |
| 2.13-R | A Fractional-N Frequency Synthesizer with a Wide-band Small Gain-Fluctuation VCO for Mobile DTV Applications
Tae-won Ahn ^{1,2} , Je-cheol Moon ² , Yong Moon ²
¹ Dongyang Technical College, Korea; ² Soongsil University, Korea | 303 |
| 2.14-R | Low Jitter Design for Ring Oscillator in Serdes
Lei Xiao, Wei Liu, Lianxing Yang
Fudan University, China | 307 |
| 2.15-R | 1.25Gb/s low jitter dual-loop clock and data recovery circuit
Wei Liu, Lei Xiao, Lianxing Yang
Fudan University, China | 311 |
| 2.16-R | Design a 4GHz PLL for wireless receiver
Yunfeng Wang, Qing Ye, Jiahan Man, Jun Fan, Tianchun Ye
Chinese Academy of Sciences, China | 315 |
| 2.17-R | Design of Low Jitter Adaptive-Bandwidth Charge Pump PLL with Passive Filter
Song Ying, Wang Yuan, Jia Song, Zhao Baoying, Ji Lijiu | 319 |

Peking University, China

2.18-R	A 1.2V Low-jitter PLL for UWB	323
	Manxia Xiao, Ning Li, Fan Ye, Junyan Ren	
	Fudan University, China	

SESSION 2-D

Analog, Mixed Signal and RF Circuits

2.3-I	Fractional-N Phase locked Loop Design and Applications	327
	Richard Gu, Sridhar Ramaswamy	
	Texas Instruments Inc., USA	
2.19-R	A Frequency Stabilization Circuit for The Voltage Controlled Ring Oscillator	333
	Ge Ning, Chen Cong,	
	Tsinghua University, China	
2.20-R	A Programmable Spread Spectrum Clock Generation	337
	Jiapeng Zheng ^{1,2} , Peng Ren ¹ , Chien Chun Shao ¹ , Yi Yang ¹ , Juncheng Wang ¹ , Wei (Ruth) Li ¹ , Chinglong Lin ¹ , Yuhua Cheng ² , Yangyuan Wang ²	
	¹ SMIC, China; ² Peking University, China	
2.22-R	Design of a High Precision and High stability Oscillator with External Synchronization	340
	Zhang Wei, Feng Quanyuan	
	Southwest Jiaotong University, China	
2.23-R	A virtual orthogonal output direct digital frequency synthesizer design and implementation	344
	Chang Wu, Zhongwen Lan, Kelin Jia, Chuang Bi	
	University of Electronic Science and Technology of China, China	

SESSION 2-E

Analog, Mixed Signal and RF Circuits

2.4-I	MIMO RFIC Transceiver Designs for WLAN Applications	348
	Fa Foster Dai ¹ , Yin Shi ² , Jun Yan ² , Xueqing Hu ²	

¹Auburn University, USA; ²Suzhou-CAS Semiconductors Integrated Technology Research Center, China

2.24-R	The Design of a New Spiral Inductor Balun Used in RF/MW Based on 0.13um CMOS Process	352
	Jie Wang, Wenjun Zhang, Ruinan Chang, Zhiping Yu Tsinghua University, China	
2.25-R	The Scheme and Key Components Design of W-band Coherent Doppler Velocity Radar Front-end	356
	Fan Yang, Xiaohong Tang, Tao Wu University of Electronic Science and Technology of China, China	
2.26-R	Fully Integrated Passive UHF RFID Tag with Temperature Sensor for Environment Monitoring	360
	Hongwei Shen, Lilan Li, Yumei Zhou Chinese Academy Sciences, China	
2.27-R	Noise Figure in UWB Systems	364
	Wang Yao, Wei Li, Zhiyong Luo, Junyan Ren Fudan University, China	
2.28-R	A 2.5-Gb/s 0.13um CMOS Current Mode Logic Transceiver with Pre-emphasis and Equalization	368
	Zhenyu Zhao, Jianjun Wang, Shaoqing Li, Jihua Chen National University of Defense Technology, China.	
2.29-R	A Fully Integrated CMOS UWB Transmitter	372
	Jianliang Zhang, Sheng Zhang, Shuo Wang, Jianming Qiu, Runde Zhou Tsinghua University, China	

SESSION 2-F

Analog, Mixed Signal and RF Circuits

2.5-I	ESD And Latchup : Computer Aided Design (CAD) Tools And Methodologies For Today And Future VLSI Designs	375
	Steven H. Voldman IBM, USA	
2.30-R	SCR-type ESD protection circuit for RFICs	379

Wang Yuan, Jia Song, Zhang Ganggang, Zhang Xing
Peking University, China

- | | | |
|---------------|---|-----|
| 2.31-R | A Class-AB Square-Root Domain Biquad Filter Based on Floating Gate MOS Transistors
Ebrahim Farshidi, Sayed Masoud Sayedi
Isfahan University of Technology, Iran | 383 |
| 2.32-R | A Novel ESD Protection Circuit for Ultra-Deep-Submicron Low Power Mixed-Signal IC Designs
Ta-Lee Yu, Li-Hsien Fan, Huijuan Cheng, Jing Liu, Xianmin Chen, Jingjing Wang, Ying Ma ¹ , Paul Ou Yang, Annie_Guo, Jackie Ji, Tim Qin
Semiconductor Manufacturing International Corporation, China | 387 |
| 2.33-R | An Integrated Channel Noise-based True Random Number Generator
Matthias Eberlein, Rosnany Abu Bakar
Malaysia Microelectronic Solutions, Malaysia | 391 |
| 2.34-R | A Pseudo-Gaussian Filter and Sigma-Delta Modulator for IEEE 802.11a/b/g Transmitter
Chenchang Zhan, Shiwei Cheng, Xiaofang Zhou, Dian Zhou
Fudan University, China | 395 |
| 2.35-R | A 0.13um CMOS Gm-C LPF for UWB receiver
Hua Shen ^{1,2} , Guangming Wu ^{1,2} , Liwu Yang ² , Xin Lv ¹
¹ Beijing Institute of Technology, China; ² Semiconductor Manufacturing International (Shanghai) Corp., China | 399 |

SESSION 2-G

Analog, Mixed Signal and RF Circuits

- | | | |
|---------------|---|-----|
| 2.36-R | Transimpedance Amplifier with PDCM and AGC
Xiang Jiang
FibreHome Telecommunication Technologies Co.,Ltd., China | 403 |
| 2.37-R | An Ultra-Wideband CMOS Low Noise Amplifier For 3–5 GHz UWB Wireless Receivers
Jianfeng Su, Zhongqian Fu, Haiquan Yuan, Minghui Zeng
University of Science and Technology of China, China | 407 |

2.38-R	A Switching-Band CMOS Low-Noise Amplifier for 6-11GHz MB-OFDM UWB Wireless Radio System Zhe-Yang Huang ¹ , Che-Cheng Huang ² ¹ National Chiao Tung University, Hsin-Chu, Taiwan; ² NARL, Hsin-Chu, Taiwan	411
2.39-R	CMOS Dual-Wideband Low-Noise Amplifier with Notch Filter for 3.1GHz-10.6GHz Ultra-Wideband Wireless Receiver Zhe-Yang Huang ¹ , Che-Cheng Huang ² ¹ National Chiao Tung University, Hsin-Chu, Taiwan; ² NARL, Hsin-Chu, Taiwan	415
2.40-R	A 0.18um 3.3mW double-balanced CMOS active mixer Yang Liu, Wenqing Lu, Shiwei Cheng, Shengguo Cao, Xiaofang Zhou Fudan University, China	419
2.41-R	Design and Optimization of Highly Linear CMOS Low Noise Amplifiers via Geometric Programming Wai-Kit So, Wing-Tai Cheung, Yansong Liu, Hing-Kit Kwan, Ngai Wong The University of Hong Kong, Hong Kong	423
2.42-R	A 2.4GHz Highly Linear Class C Power Amplifier In 0.18μm CMOS Technology Shengguo Cao, Yang Liu, Wenqing Lu, Shiwei Cheng, Ke Zhang, Wenhong Li, Xiaofang Zhou Fudan University, China	427
2.43-R	A Low Noise High Linearity CMOS Upconversion Mixer Liming Jin, Zhangwen Tang, Hao Min Fudan University, China	431

SESSION 2-H

Analog, Mixed Signal and RF Circuits

2.6-I	Power Efficient Circuit Design Bill Yang Liu Analog Devices, China	435
2.44-R	CMOS Chopper Amplifier for Monolithic Magnetic Hall Sensor Wenrong Yang, Feng Ran Shanghai University, China	439

2.45-R	Optimum Design of A Fully Differential 12bit 100MS/s Sample and Hold Module with over 77dB SFDR	442
	Ke Liu, Haigang Yang Chinese Academy of Sciences, China	
2.46-R	The Design of Internal Load Independent Compensation for Current-Mode DC-DC Converters	446
	Yuan Bing, Lai Xinquan, Li Yanming, Jia Xinzhang Xidian University, China	
2.47-R	A Novel Compact Soft-Start Circuit with Internal Circuitry for DC-DC Converters	450
	Yuan Bing, Lai Xinquan, Ye Qiang, Jia Xinzhang Xidian University, China	
2.48-R	Power recovery circuit for Battery-less TPMS	454
	Yong Li, Liji Wu, Chun Zhang, Zhihua Wang Tsinghua University, China	
2.49-R	Novel Low-Power DC-DC Converter with High-Efficiency Charge Pump Circuits	458
	Sun-Bo Woo, Jae-Hun Jung, Kae-Dal Kwack Hanyang University, Korea	

SESSION 2-I

Analog, Mixed Signal and RF Circuits

2.50-R	The design and optimization of gain-boosted OTA for high speed and high accuracy sample and hold amplifier	461
	Liu Zao, Cheng Jun, Zhang Hong, Chen Guican Xi'an Jiaotong University, China	
2.51-R	A Novel Common-Mode Sensing Circuit with Large Input Swing for Op-AMP with Common-Mode Feedback	465
	Hua Ma, Yizheng Ye, Minyan Yu, Jinbao Lai Harbin Institute of Technology, China	
2.52-R	A Low-Power, High-Speed Open-Loop Residue Amplifier for Pipelined ADCs with Digital Calibration	469
	Hong Zhang, Guican Chen, Jun Cheng, Huayu Jia Xi'an Jiaotong University, China	

2.53-R	A Capacitor-Mismatch-Insentive Switch-Capacitor Amplifier for Pipeline ADC Chunlei Wang ¹ , Zheyang Li ² , Xiang Liu ¹ , Bo Li ¹ , Yuemei Li ¹ ¹ Beijing Jiaotong University, China; ² Beijing Union University, China	473
2.54-R	An Ultra-low Current Mode Amplifier Aiming at Biosensor Applications Lei Zhang, Zhiping Yu, Xiangqing He Tsinghua University, China	477
2.55-R	A 1.3GHz Wideband Successive Detection Logarithmic Amplifier Jun Wang ¹ , Kaicheng Li ² ¹ National Labs of Analog Integrated Circuit, China; ² CETC, China	481

SESSION 2-J

Analog, Mixed Signal and RF Circuits

2.8-I	CMOS Anti-Self-Biasing Effect and Its Implication in Analog/RF Circuit Design Zhenqiang Ma ¹ , Huiqing Pang ¹ , Bin Zhao ² , Jiong Zhang ³ , Ningyue Jiang ¹ , Hui Li ¹ ¹ University of Wisconsin-Madison, USA; ² Freescale Semiconductor, Inc., USA; ³ Broadcom Corp., USA	485
2.56-R	A Low Noise CMOS Charge Sensitive Preamplifier for MEMS Capacitive Accelerometer Readout Jianghua Chen, Xuewen Ni, and Bangxian Mo Peking University, China	490
2.59-R	A Novel Data-Sparsification Method for Radiation Detector Readout ASICs Zhang Yacong, Chen Zhongjian, Lu Wengao, Ji Lijiu, Zhao Baoying Peking University, China	494
2.60-R	A Low-Power Low-Cost Digital Readout Circuit for Dual-Band Infrared Sensor Array Fei Fang, Lu Huang, Minghui Zeng University of Science & Technology of China, China	498
2.61-R	A High Efficient Analog Charge Delay Line for High Performance CMOS Readout Integrated Circuits with TDI Function Wengao Lu, Zhongjian Chen, Ju Tang, Yuan Wang, Yacong Zhang, Lijiu Ji Peking University, China	502

SESSION 2-K

Analog, Mixed Signal and RF Circuits

2.62-R	A Novel MOSFET-Only Current Reference with Multiple Temperature Compensations	506
	Sheng Chang, Gaofeng Wang, Qijun Huang Wuhan University, China	
2.63-R	A Curvature Compensated CMOS Bandgap Voltage Reference for High Precision Applications	510
	Jianghua Chen, Xuewen Ni, Bangxian Mo Peking University, China	
2.64-R	A new fully differential second generation current conveyor	514
	Wang Chunhua, Zhang Qiujing, Zhao Yan, She Zhixing Hunan University, China	
2.65-R	A Bandgap Reference Circuit with Nominal Value Adjustable	518
	Chen Chen, Lenian He Zhejiang University, China	
2.66-R	A Technology Compensated Current Reference in Standard CMOS	522
	Matthias Eberlein Malaysia Microelectronic Solutions, Malaysia	
2.67-R	A CMOS Voltage Reference Without Resistors For Ultra-Low Power Applications	526
	Han Wang, Qing Ye Chinese Academy of Sciences, China	
2.68-R	Design and analysis of high power supply rejection CMOS bandgap voltage reference	530
	Weng Qiang, Zhang Yunzhu, Wu Jianhui, Zhang Meng Southeast University, China	
2.69-R	A Programmable CMOS Voltage Reference Based On a Proportional Summing Circuit	534
	Ke Zhang, Jianmin Guo, Ming Kong, Wenhong Li Fudan University, China	

SESSION 2-L

Analog, Mixed Signal and RF Circuits

2.70-P	Design of a Novel Voltage Comparator Circuitry Based on Trimming Technique	538
	Wanwan Zhao, Quanyuan Feng Southwest Jiaotong University, China	
2.71-P	A Dual-Path Three-Stage VCO with Wide Tuning Range	542
	Wenrong Yang, Weiyang Jiang Shanghai University, China	
2.72-P	A New Wireless Receiver Topology	545
	Jincheng Li, Yulin Qiu, Qiong Peng, Ying Liu Beijing Jiaotong University, China; Chinese Academy of Sciences, China	
2.73-P	A 2.5 GHz Low Phase Noise LC VCO in 0.35um SiGe BiCMOS Technology	549
	Bin Han, Jianhui Wu, Chen Hu Southeast University, China	
2.74-P	A High Precision CMOS Bandgap Reference with Second-Order Curvature-Compensation	553
	Chuan Zhang, Shuzhuan He, Ying Zhu, Minglun Gao Nanjing University, China	
2.75-P	Common-Mode Rejection Ratio analysis of Fully Differential Class AB two-stage op-amp with and without Common-Mode feedback circuit	557
	Kittipong Trijpech ¹ , Ornanong Wiriyannuruknakorn ¹ , Jirayuth Mahattanakul ² ¹ Rajamangala University of Technology Suvarnabhumi, Thailand; ² Mahanakorn University of Technology, Thailand	
2.76-P	Effect of OTA's Major Nonidealities to Passive Equivalent Circuit Model of The Alternatively Structured Higher Performance OTA-Based Floating Inductor	561
	Rawid Banchuin, Boonruk Chipipop, Booncharoen Sirinaovakul King Mongkut's University of Technology, Thailand	
2.77-P	A 2.5Gb/s Low Noise CMOS Transimpedance Amplifier	565
	Han Liang, Ye Yizheng, Yu Mingyan, Wang Xinsheng, Bai Tao Harbin Institute of Technology, China	
2.78-P	A New CMOS Electronically Tunable Current Conveyor Based on Translinear Circuits	569

	Shuxiang Song, Guoping Yan, Hua Cao Huazhong University of Science and Technology, China	
2.79-P	A Low-voltage 2.45GHz CMOS Linear Power Amplifier Chunshan Du, Changyong Chen Beijing Jiaotong University, China	573
2.80-P	A Calibration Architecture for Improving the Performance of Time-Interleaved ADC ShanLi Long, JianHui Wu, YunZhu Zhang, LongXing Shi Southeast University, China	577
2.81-P	Power Efficient High Speed Switched Current Comparator Yong Sun, Yizheng Ye, Fengchang Lai Harbin Institute of Technology, China	581
2.82-P	A 8-bit 125-MSample/s Pipelined ADC Mingjun Fan, Tingqian Chen, Wenjing Yin, Lei Wang, Ning Li, Junyan Ren Fudan University, China	585
2.83-P	A Highly Linear Wide Range Continuous Tuning CMOS OTA Shuxiang Song, Guoping Yan, Hua Cao Huazhong University of Science and Technology, China	588
2.84-P	A Tri-Section Stepped Impedance Bandpass Filter with Harmonic Suppression Yunxiu Wang ^{1,2} , Bing-Zhong Wang ¹ , Jianpeng Wang ¹ ¹ University of Electronic Science and Technology of China, China; ² China-West Normal University, China	592
2.85-P	Design and Implementation of High-Efficiency and Low-Power DC-DC Converter with PWM/PFM Modes Jing Wang, Wenchao Gong, Lenian He Zhejiang University, China	596
2.86-P	All CMOS Temperature, Supply Voltage and Process Independent Current Reference Wang Yi, He Lenain, Yan Xiaolang Zhejiang University, China	600
2.88-P	A 2.5-Gb/s Half-Rate Clock and Data Recovery Circuit with a Digital Quadricorrelator Frequency Detector Tang Shimin ^{1,2} , Chen Jihua ² , Chen Nuxing ² , Feng Yingjie ² ¹ Institute of Southwest Electron. & Telecom. Techniques, China; ² NUDT, China	604

2.89-P	An Adaptive Slope Compensation Circuit for Buck DC-DC Converter Li Yanming, Lai Xinquan, Chen Fuji, Yuan Bing, Jia Xinzhang Xidian University, China	608
2.90-P	A Novel SCR for ESD Protection in ICs Qiang Cui ¹ , Juin J. Liou ^{1,2} , Yan Han ¹ , Shurong Dong ¹ , Yuming Zhu ¹ , and Cheng Peng ¹ ¹ Zhejiang university, China; ² University of Central Florida, USA	612
2.91-P	A 57mW 10-bit 80-MS/s Pipeline ADC Adopting Improved Power Optimization Approach Bo Li ¹ , Zheyang Li ² , Yuemei Li ¹ , Chunlei Wang ¹ ¹ Beijing Jiaotong University, China; ² Beijing Union University, China	616
2.92-P	An 8.3-GHz Dual-Modulus Divide-by-31/32 Prescaler Using Enhanced Phase Switching Dapeng Li, Min Cai South China University of Technology, China	620
2.93-P	Class AB Low Voltage High Linearity Mixer Design Zhao Jie ¹ , Chen Jun-ning ² , Hong Qi ² , Wei Zhen ³ ¹ Shenzhen Polytechnic., China; ² Anhui University, China; ³ GOCOM Information & Technology Co. Ltd. China	624
2.94-P	System design of a low noise, low offset instrumentation amplifier with chopper stabilization Lu Zhang, Zhaohui Liu, Lenian He Zhejiang University, China	627
2.95-P	An Analysis and Implementation of Common Mode Feedback in High-Speed Fully Differential Op-amp Chen Chen, Kangkang Ge, Lenian He Zhejiang University, China	631
2.96-P	A Multi-Phase Self-Sensing Clock Generator for Hybrid DPWM Application Hua Chen, Shun Li, Qi Niu, Yipin Wu, Feng Zhou Fudan University, China	635
2.97-P	Design of a broadband LNA for TV tuner Huang Shizhen, Zhu Wenlong, Lin Wei Fuzhou University, China	639
2.98-P	An Efficient CMOS Operational Amplifier for Driving Large Capacitive Loads	643

Chaoyun Tan, Zhiliang Chen
Tsinghua University, China

- 2.99-P Design of a Synchronizable Oscillator with Stable Frequency** 647
Lijun Shen, Quanyuan Feng
Southwest Jiaotong University, China
- 2.100-P Design of A Voltage Comparator using for Switching Regulator** 651
Yuanjie Bin, Quanyuan Feng
Southwest Jiaotong University, China
- 2.101-P Optimizing Approach of Spiral Inductors for Si-Based ICs** 656
Li Zheng¹, Li Zheyang², Liu Jia²
¹ Beijing Jiaotong University, China; ²Beijing Union University, China
- 2.102-P Design of PWM Controller for Monolithic Boost Converter** 660
Lirong Zhu, Quanyuan Feng
Southwest Jiaotong University, China
- 2.103-P Investigation into the 12-bit DA converter** 664
Weidong Yang, Ruzhang Li, Yong Liu, Yonghui Yang, Kaicheng Li
National Labs of Analog Integrated Circuits, China; SISC, CETC, China
- 2.104-P Design of an Embedded CMOS CR SAR ADC for Low Power Applications in Bio-Sensor SOC** 668
Lungui Zhong, Haigang Yang, Chong Zhang
Chinese Academy of Sciences, China
- 2.105-P 2.4GHz VCO Design and Tail Current Analysis** 672
Yuemei Li¹, Zheyang Li², Bo Li¹, Chunlei Wang¹
¹Beijing Jiaotong University, China; ²Beijing Union University, China
- 2.107-P Studies on design of micro power consumption E/D NMOS reference source** 676
Yonggui Hu, Gangyi Hu, Dongmei Zhu, Yun Xu, Jingfeng Yu
National Labs of Analog Integrated Circuits, SISC, CETC, China
- 2.108-P A CMOS Polyphase Low-IF Filter with On-Chip Frequency Control** 680
Wenqing Lu, Shiwei Cheng, Yang Liu, Shengguo Cao, Ke Zhang, Xiaofang Zhou
Fudan University, China
- 2.109-P A Dual-Band Fractional-N Synthesizer for 3G TD-SCDMA** 684
Wenhai Ni¹, Carlos Gamero¹, Dong Zhao², Zhenbiao Li²

¹Creo Semiconductor Inc., Costa Mesa, USA; ²Comlent Technology Inc., China

2.110-P	QSSB Mixer Design for MB-OFDM UWB Frequency Synthesizer	688
	Xudong Jiang, Wei Li, Ning Li Fudan University, China	
2.111-P	A High Precision CMOS Bandgap Reference	692
	Kaiyang Pan, Jianhui Wu, Pei Wang Southeast University, China	
2.112-P	A 2.4-GHz Spur-Cancelled Fractional-N Frequency Synthesizer with PFD/DAC structure for WSN Application	696
	Shiwei Cheng, Ke Zhang, Wenqing Lu, Yang Liu, Shengguo Cao, Xiaofang Zhou, Dian Zhou Fudan University, China	
2.113-P	A 20mW 200MHz CMOS Continuous-Time Sigma-delta Modulator with 5MHz Signal Bandwidth and 12 Bits of Resolution	700
	Yiran Li, Jianqiu Chen, Jun Xu, Junyan Ren Fudan University, China	
2.114-P	A 14-bit 130-MSPS Current-steering CMOS DAC with 2× FIR Interpolation Filter	703
	Yongsheng Yin ¹ , Minglun Gao ^{1,2} , Honghui Deng ¹ , Shangquan Liang ¹ , Cong Liu ¹ ¹ Hefei University of Technology, China; ² Nanjing University, China	
2.115-P	Novel CMOS Second-Generation Current-Controlled Conveyor Based on Modified Differential-Pair Input-Stage	707
	Roungsan Chaisricharoen ¹ , Boonruk Chipipop ² ¹ Mae Fah Luang University, Thailand; ² King Mongkut's University of Technology Thonburi, Thailand	
2.116-P	A design of temperature-compensated CMOS voltage reference sources with a small temperature coefficient	711
	Kyung-Soo Park, Yong-Sik Park, Jae-Won Choi, Sung-Geun Do, Kae-Dal Kwack Hanyang University, Korea	

SESSION 3-A

Application-Specific SoCs

3.1-I	Continuous-Time Sigma-Delta Modulator Design for Low Power Communication Applications Jiang Yu ¹ , Bin Zhao ² ¹ Texas Instruments, Inc., USA; ² Freescale Semiconductor, Inc., USA	715
3.1-R	A High-performance Memory Storage Architecture for MP@HL MPEG2 Decoder Chip Zhihua Wu, Rong Luo, Hui Wang, Huazhong Yang Tsinghua University, China	721
3.2-R	An Auto-exposure Algorithm for Detecting High Contrast Lighting Conditions Jiayi Liang, Yajie Qin, Zhiliang Hong Fudan University, China	725
3.3-R	Design and implementation of twin transport stream demultiplexor in HDTV decoder Zheng Zhu, Mengyao Zhu, Lianghao Wang, Kai Luo, Zhijie Huang, Ming Zhang Zhejiang University, China	729
3.4-R	Cost-effective VDMOS for PDP Scan Driver IC Xiaoming Li , Yiqing Zhuang, Xidian University, China	733
3.5-R	Optimized Scheme of Frequency De-interleaving of China Digital Television Terrestrial Transport Standard Yan Wei, Li Dongmei, Zeng Xiaoyang Fudan University, China	737
3.6-R	Design of a Configurable System-on-Chip for Audio Application Honghe Tan, Yihe Sun Tsinghua University, China	740

SESSION 3-B

Application-Specific SoCs

3.2-I	Precision Imaging for Biosensing Edoardo Charbon Swiss Federal Institute of Technology, Switzerland	744
3.7-R	An efficient Programmable Engine for interpolation of Multi-Standard video coding Zhi Zhang, Xiaolang Yan, Xing Qin	750

Zhejiang University, China

- 3.8-R An ASIC Implementation of MPEG Audio Decoders 754**
Hongsheng Zhang, Mingying Lu, Guoyu Wang
Chongqing University of Posts and Telecommunications, China
- 3.9-R A 41mW VGA@30fps Quadtree Video Encoder for Video Surveillance Systems 758**
Qin Liu, Seiichiro Hiratsuka, Satoshi Goto, Takeshi Ikenaga
Waseda University, Japan
- 3.10-R A Parallel Serial Filtering Mixed Advanced 1D Interpolation Architecture for AVS 762**
Kai Luo, Dongxiao Li, Yu Dai, Zheng Zhu, Ming Zhang
Zhejiang University, China
- 3.11-R An Application Specific Matrix Processor for Signal subspace based speech enhancement in noise robust speech recognition applications 766**
Karthikeyan Natarajan, Arun.S, Murugaraj.K, Mala John
Anna University, India
- 3.12-R Implementation of Fast Huffman Decoding Algorithm 770**
Yajun He, Duoli Zhang, Bin Shen, Luofeng Geng
Hefei University Of Technology, China

SESSION 3-C

Application-Specific SoCs

- 3.13-R A Novel Reconfigurable VLSI Architecture for Motion Estimation 774**
Cao Wei¹, Hou Hui¹, Lai Jin Mei¹, Mao Zhi Gang², Tong Jia Rong¹, Min Hao¹
¹Fudan University, China; ²Harbin Institute of Technology, China
- 3.14-R An Efficient Algorithm for Intra-Prediction Mode Selection in H.264 778**
Chun-Lung Hsu, Mean-Hom Ho, Jian-Jyun Hong
National Dong Hwa University, Taiwan
- 3.15-R Cost Efficient Propagate Partial SAD Architecture for Integer Motion Estimation in H.264/AVC 782**
Yiqing Huang, Zhenyu Liu, Satoshi Goto, Takeshi Ikenaga
Waseda University, Japan
- 3.16-R VLSI Design for De-blocking Filter of H.264 Decoder 786**

Shang Zhao, Chao Lu, Xiaofang Zhou, Hao Min, Dian Zhou
Fudan university, China

- | | | |
|---------------|--|-----|
| 3.17-R | A high-performance VLSI architecture for CABAC decoding in H.264/AVC | 790 |
| | Li Bingbo, Zhang Ding, Fang Jian, Wang Lianghao, Zhang Ming
Zhejiang University, China | |
| 3.18-R | An improved inter frame error concealment in H.264/AVC | 794 |
| | Jun Wang, Lei Wang, Shen Li, Takeshi Ikenaga, Satoshi Goto
Waseda University, Japan | |
| 3.19-R | Unequal error protected transmission with dynamic classification in H.264/AVC | 798 |
| | Jun Wang, Shen Li, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto
Waseda University, Japan | |
| 3.20-R | A Partial Scramble Scheme for H.264 Video | 802 |
| | Jidong Wang, Yibo Fan, Takeshi Ikenaga, Satoshi Goto
Waseda University, Japan | |

SESSION 3-D

Application-Specific SoCs

- | | | |
|---------------|--|-----|
| 3.21-R | A novel CML-based synchronization algorithm for IR-UWB communications | 806 |
| | Lang Mai, Xiaoyang Zeng, Yanjie Peng
Fudan University, China | |
| 3.22-R | Adaptive Automatic Gain Control using Hybrid Gamma Parameters for Frame-based OFDM Receivers | 810 |
| | Xiaoqin Wang, Yong Hei, Xuan Zhou, Yumei Zhou
Chinese Academy of Sciences, China | |
| 3.23-R | The Research and Design of Reconfigurable Cipher Processing Architecture Targeted at Block Cipher | 814 |
| | Zibin Dai, Xiaohui Yang, Qiao Ren, Xuerong Yu
The PLA Information Engineering University, China | |
| 3.24-R | A Novel Timing Acquisition Scheme Based on Energy Detection for UWB Communications | 818 |
| | Yanjie Peng, Lang Mai, Xiaoyang Zeng, Daxian Yun
Fudan University, China | |

3.25-R	Optimization of Symbol Timing Recovery for DTMB Receivers	822
	Yang Zhang, Yun Chen, Jianming Wu, Xiaoyang Zeng, Zhou Dian Fudan University, China	
3.26-R	Efficient DFT-based Carrier Recovery for Satellite DVB Receiver	826
	Li Qing, Wu Chuan, Jiang Zhou, Liu Zhi, Deng Yunsong, Zeng Xiaoyang Fudan University, China	
3.27-R	An MBOK-UWB SoC Transceiver in 0.18um CMOS Technology	830
	Sheng Zhang, Jianliang Zhang, Mengmeng Liu, Shuo Wang, Liang Heng, Runde Zhou Tsinghua University, China	
3.28-R	Simulation Design of A New 3.1-10.6GHz Single-Full-Band Non-Carrier Pulse-Based Ultra Wideband (1-UWB) System	834
	Xin Wang ¹ , Haolu Xie ¹ , Albert Wang ¹ , Bo Qin ² , Hongyi Chen ² , Shushan Qiao ³ , Yong He ³ , Yumei Zhou ³ ¹ Illinois Institute of Technology, USA; ² Tsinghua University, China; ³ Institute of Microelectronics, CAS, China	

SESSION 3-E

Application-Specific SoCs

3.29-R	VLSI Implementation of an AES Algorithm Resistant to Differential Power Analysis Attack	838
	Jia Zhao, Jun Han, Xiaoyang Zeng, Jun Chen Fudan University, China	
3.30-R	A Parallel Co-processor Architecture for Block Cipher Processing	842
	Xuerong Yu, Zibin Dai, Xiaohui Yang The PLA Information Engineering University, China	
3.31-R	FPGA Design and Implementation of Carrier Synchronization for DVB-S2 Demodulators	846
	Qi Luo, Xiaojun Cheng, Zucheng Zhou Tsinghua University, China	
3.32-R	A Reconfigurable Modular Arithmetic Unit for Public-key Cryptography	850
	Tao Chen, Bin Yu, Jinhai Su, Zibin Dai, Jianguo Liu The PLA Information Engineering University, China	

3.33-R	Mixed Bus Width Architecture for Low Cost AES VLSI Design Yibo Fan, Jidong Wang, Takeshi Ikenaga, Satoshi Goto Waseda University, Japan	854
3.34-R	Design and Optimized Implementation of the SHA-2(256, 384, 512) Hash Algorithms Wanzhong Sun, Hongpeng Guo, Huilei He, Zibin Dai The PLA Information Engineering University, China	858
3.35-R	A Reconfigurable and Ultra Low-cost VLSI Implementation of SHA-1 and MD5 functions Dan Cao, Jun Han, Xiaoyang Zeng Fudan University, China	862
3.36-R	Design and VLSI Implementation of a Security ASIP Ronghua Lu, Xiaoyang Zeng, Jun Han, Yehua Gu, Lang Mai Fudan University, China	866

SESSION 3-F

Application-Specific SoCs

3.37-R	A Novel Baseband-Processor for LF RFID Tag Tian Jiayin, He Yan, Min Hao Fudan University, China	870
3.38-R	A 13.56 MHz Adiabatic Smart Card / RFID King-Keung Mok, Cheong-Fat Chan The Chinese University of Hong Kong, China	874
3.39-R	A Novel Passive UHF RFID Transponder with Space Division Anti-collision Algorithm Zhongqi Liu, Chun Zhang, Yongming Li, Zhihua Wang, Songtan E Tsinghua University, China; Hejian Technology, China	878
3.40-R	Research of Design and Verification of FieldBus Communication Control ASIC FBC100-H1 Yongzhi Yan, Hong Wang, Zhijia Yang Chinese Academy of Sciences, China	882
3.41-R	Design of a Low-Power Digital Core for Passive UHF RFID Sensor Guohua Chen, Linan Li, Hongwei Shen, Yumei Zhou	886

Chinese Academy Sciences, China

- 3.42-R NISAR:An AXI Compliant On-chip NI architecture Offering Transaction Reordering Processing** 890
- Xu Yang, Zhang Qingli, Fu Fangfa, Yu Mingyan, Liu Cheng
Harbin Institute of Technology, China

SESSION 3-G

Application-Specific SoCs

- 3.43-R Research of an Image Map Encoding Algorithm on Frame Buffer** 894
- Jianming Lei, Xuecheng Zou, Zhiwei Wu, Wen Fan
Huazhong University of Science and Technology, China
- 3.44-R The Decoder of Trellis Code Implemented by CMOS Analog Circuits** 898
- Shuhui Yang¹, Denghua Li¹, Yulin Qiu²
¹Beijing Information S&T University, China; ²Institute of Micro-electronics of CAS, China
- 3.45-R Third Type Interconnection Architecture for the 3D MP-SoC Design** 902
- Zeng Fantai¹, André Ivanov², Cristian Grecu²
¹Shandong University, China; ²University of British Columbia, Canada
- 3.46-R Design and Implementation of Crypto-Based Interleaver for Viterbi Encoder and Decoder using Turbo Codes** 906
- Koka Hemant, Hamsavahini, Pawan Upadhyay, Shamim Akhter
Jaypee Institute of Information Technology, India
- 3.47-R Bandwidth-Reusable CDMA NoC with Flexible Codeword Assignment** 910
- Woojoon Lee, Gerald E. Sobelman
University of Minnesota, Minneapolis, USA
- 3.48-R Study on Hybrid Switching Mechanism in Network on Chip** 914
- Kun Wang, Huaxi Gu, Changshan Wang
Xidian University, China

SESSION 3-H

Application-Specific SoCs

3.49-P	RS(23,17) decoder for UWB Zhigui Liu, Xuejin Wang, Liang Liu, Fan Ye, Junyan Ren Fudan University, China	918
3.50-P	Digital Decimation Filter Design and simulation for Delta-Sigma ADC with High Performance Li Hongqin Shanghai University of Engineering Science, China	922
3.51-P	A VLSI Implementation of A FEC Decoding System For DTMB (GB20600-2006) Standard Yan Zhong, Haiyun Yang, Abhiram Prabhakar Legend Silicon Corp.USA	926
3.52-P	Service Dependency Graph for HW/SW Interfaces Modeling: The Motion-JPEG Case Study Hao Shen, Frédéric Pétrot TIMA Laboratory, France	930
3.53-P	Design, implementation and testing of an IEEE 802.11 b/g baseband chip Yuzhong Jiao, Xin'an Wang, Gaofa Xiao, Hongying Chen Peking University, China	934
3.54-P	A Mode Correlation-based Fractional Pixel Motion Estimation for H.264 Video Coding Fang Jian, Zheng Wei, Zhang Ding, Wang Kuang Zhejiang University, China	938
3.55-P	Important technologies of Mix-Clustered Block Cipher Coprocessor Tao Meng, Yan Zhang, Zibin Dai The PLA Information Engineering University, China	942
3.56-P	System Level Modeling of WiMAX SoC System Feng Qiao, Ping Lin, John Yu, Kewen Dong, Zheng Wang Beijing University of Technology, China	946
3.57-P	A New High Throughput VLSI Architecture for H.264 Transform and Quantization Peng Chungan, Yu Dunshan, Cao Xixin, Sheng Shimin Peking University, China	950
3.58-P	Design of Cyclic Correlator for Channel Estimation in DTMB System	954

	Yuan Chen, Yun Chen, An Pan, Jun Chen, Xiaoyang Zeng Fudan University, China	
3.59-P	Hybrid Synchronous Sampling Tracking Loop for IR-UWB Communications Daxian Yun, Xiaoyang Zeng, Yanjie Peng, Lang Mai Fudan University, China	958
3.60-P	A unified IDCT architecture for multi-standard video codecs Li Bingbo, Zhang Ding, Fang Jian, Wang Lianghao, Zhang Ming Zhejiang University, China	962
3.61-P	System-on-Chip Design for a Statistical Decoder Lianghao Wang, Zheng Zhu, Kai Luo, Bingbo Li, Ming Zhang Zhejiang University, China	966
3.62-P	The Digital Hardware Design of the Passive Electron Tag Based on the Protocol of ISO/IEC 14443-A Huang Junkai, Zheng Guandong Jinan University, China	970
3.63-P	Design of a Synchronous-Rectified Buck Bootstrap MOSFET Driver for Voltage Regulator Module Ming Kong, Wei Yan, Wenhong Li Fudan University, China	974

SESSION 4-A

Testing technology and Design for Testability

4.1-R	Testing Methods for Integrated Circuit of Phase Locked Loops Kai D.Feng, Anjali R.Malladi IBM Systems and Technology Group, USA	978
4.2-R	An improved High Level Test Synthesis Algorithm Sun Qiang, Ma Guangsheng, Li Haijun Harbin Engineering University, China	982
4.3-R	A Hardware Approach to Reconfigurable Lossless Real-Time Tracer Hua Siliang, Shi Lei, Pang Jun, Zhang Tiejun, Wang Donghui, Hou Chaohuan Chinese Academy of Sciences, China	986
4.4-R	Improved Low Power Full Scan BIST	990

Umesh Parashar
Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT),
India

- | | | |
|--------------|--|-----|
| 4.5-R | Low-Power Built-In Logic Block Observer Realization for BIST Applications | 994 |
| | Chun-Lung Hsu, Chang-Hsin Cheng
National Dong Hwa University, Taiwan | |
| 4.6-R | Hardware/software co-verification scheme for MSTP ASIC | 998 |
| | Tao Wu ¹ , Peng Wang ² , Depeng Jin ¹ , Lieguang Zeng ¹
¹ Tsinghua University, China; ² National High-Performance IC Design Center, China | |

SESSION 4-B

Testing Technology and Design for Testability

- | | | |
|---------------|--|------|
| 4.7-P | An On-chip Monitor for Hot Carrier Induced Degradation | 1002 |
| | Xiaoming Li, Yiqing Zhuang, Junhui Zhao, Li Wang
Xidian University, China | |
| 4.8-P | A New Soft IP Core for Online-Testing and Fault-Tolerant Structures | 1006 |
| | Wang Wei ¹ , Jiang Jianhui ²
¹ NXP Semiconductors B.V., China; ² Tongji University, China | |
| 4.10-P | A Novel Oscillation-Based BIST for ADCs | 1010 |
| | Wang Yongsheng, Zhang Jian-ling, Yu Mingyan, Xiao Liyi
Harbin Institute of Technology, China | |
| 4.11-P | Design and Implementation of DFT strategy for an Industrial Communications and Control SoC | 1014 |
| | LiuYizhuo, Wang Hong, Yang Zhijia
Chinese Academy of Sciences, China | |
| 4.12-P | A Novel Multi-Capture Scan Testing | 1018 |
| | Xinning Liu, Jun Yang, Xiaojing Wen
Southeast University, China | |

SESSION 5-A

Advanced Memory, MEMS and NEMS Techniques

- 5.1-I Development of Non-Contact Physiological Motion Sensors on CMOS Chip and Its Potential Applications** 1022
Changzhi Li¹, Jenshan Lin¹, Olga Boric-Lubecke², Victor M. Lubecke², Anders Host-Madsen², Byung-Kwon Park²
¹University of Florida, USA; ²University of Hawaii, USA
- 5.2-I Embedded SRAM Circuit Design Technologies for a 45nm and Beyond** 1028
Hiroyuki Yamauchi
Fukuoka Institute of Technology, Japan
- 5.1-R Array and High Voltage Path Design for SONOS Flash Memory** 1034
Dong Wu, Liyang Pan, Lei Sun, Jun Zhu
Tsinghua University, Beijing, China
- 5.2-R Experiments on Reducing Standby Current for Compilable SRAM using Hidden Clustered Source Line Control** 1038
Meng-Fan Chang¹, Ding-Ming Kwai², Sue-Meng Yang¹, Yung-Fa Chou^{1,2}, Ping-Cheng Chen³
¹National Tsing Hua University, Taiwan; ²Intellectual Property Library Company, Taiwan; ³I-Shou University, Taiwan
- 5.3-R Design of NOR flash memory cells with high speed programming by utilizing an asymmetric Silicide(TiSi₂) Drain** 1042
Kyeong-Rok Kim, Jung-Woo Lee, Sang-Su Park, Kae-Dal Kwack
Hanyang University, Korea
- 5.4-R A New Self-Oscillation Loop for MEMS Vibratory Gyroscopes** 1046
Zhanfei Wang, Zhihong Li, Wengao Lu
Peking University, China

SESSION 5-B

Advanced Memory, MEMS and NEMS Techniques

5.5-P	Modeling of temperature characteristics for metal-ferroelectric-insulator-semiconductor devices	1050
	J. X. Tang, M. H. Tang, F. Yang, J. J. Zhang, Y. C. Zhou, X. J. Zheng Xiangtan University, China	
5.6-P	The nonswitching dielectric layer thickness dependence of the channel current in MFIS-FET	1054
	Feng Yang, Minghua Tang, Fen Liu, Yichun Zhou, Xuejun Zheng, Junxiong Tang, Junjie Zhang Xiangtan University, China	
5.8-P	Design Theory and Fabrication Process Integration of 65nm and 32nm Node Si Vertical Dual Carrier Field Effect Transistor CPU for Parallel Arrays of Computers.	1058
	S.G. Shen ¹ , P.S. Xia ² , L.B. Zhang ¹ , Y.H. Yang ³ , G.H. Li ⁴ , R. Yang ⁴ , D.H. Huang ⁵ , C. Huang ³ ¹ China Academy of Sciences, China; ² Institute for Computing Technology, CAS, China; ³ China Aerospace Corporation; ⁴ Beijing Normal University, China; ⁵ Florence Science and Technology, San Jose, CA, USA	
5.9-P	Compact model of surface potential in strong inversion channel	1062
	Dai yuehua, Chen Junning, Ke Daoming Anhui University, China	
5.10-P	A novel low power bus coding technique for nanometer technology	1066
	Xin Zhao, Xi Tian, Shaoshi Yan, Yongfeng Guan National University of Defense Technology, China	

SESSION 6-A

CAD Techniques

6.1-I	A Fixed-Outline Floorplanning Method	1070
	Takeshi Yoshimura, Song Chen Waseda University, Japan	
6.1-R	Hierarchical Thermal Model Using Gauss-Seidel Method in Floorplanning	1076
	Zhonghua Jiang ¹ , Ning Xu ¹ , Li Gao ² , Yuchun Ma ³ , Xianlong Hong ³ ¹ Wuhan University of Technology, China; ² Shashi Refrigerator General Factory, China; ³ Tsinghua University, China	

6.2-R	Ordered Single Chain Tree A New Coding Scheme for Standard Cell Placement	1080
	Kang Li ^{1,2} , Changjiu Li ³ , Lingli Tang ² , Juebang Yu ¹ , Yongbin Yu ¹ ¹ University of Electronic Science and Technology of China, China; ² Sichuan Vocational and Technical College of Communication, China; ³ Sichuan Expressway Construction and Development Corporation, China	
6.3-R	Floorplanning with Constraint Extraction based on Interconnecting Information Analysis	1084
	Jiayi Liu ¹ , Sheqin Dong ¹ , Xianlong Hong ¹ , Satoshi Goto ² ¹ Tsinghua University, China; ² Waseda University, Japan	
6.4-R	A new multi-layer global routing flow for congestion elimination	1088
	Jinghong Liang, Xianlong Hong, Tong Jing Tsinghua University, China	
6.5-R	Thermal-aware Incremental Floorplanning for 3D ICs	1092
	Xin Li, Yuchun Ma, Xianlong Hong, Sheqin Dong Tsinghua University, China	
6.6-R	Performance Maximized Interlayer Via Planning for 3D ICs	1096
	Jun Lu, Song Chen, Takeshi Yoshimura Waseda University, Japan	

SESSION 6-B

CAD Techniques

6.2-I	Stochastic Based Extended Krylov Subspace Method for Power/Ground Network Analysis	1100
	Xiaolong Yuan ¹ , Jeffrey Fan ² , Bao Liu ³ , Sheldon X-D. Tan ⁴ ¹ Beijing Jiaotong University, China; ² Florida International University, USA; ³ UCSD, USA; ⁴ University of California, USA	
6.3-I	Yield Impact from Physical Design at Advanced Technology Nodes	1104
	Johnny Kuei, Yulei Weng PDF Solutions, Inc., USA	
6.7-R	Local Refinement Method for Optimizing Clock Tree Topology	1110
	Qiang Fu, Wai-Shing Luk, Wenqing Zhao, Shijun Chen, Xuan Zeng Fudan University, China	

6.8-R	G-Tree: gravitation-direction-based rectilinear Steiner minimal tree construction considering bend reduction	1114
	Jinghong Liang, Xianlong Hong, Tong Jing Tsinghua University, China	
6.9-R	How to Process a Multi Million Gates ASIC Layout in 21 Hours	1118
	Haoxing Ren ¹ , Kevin Bercaw, Tom Chadwick, Tom Guzowski, Juergen Koehl, Jeff Miller, Steven Urish ¹ IBM T. J. Watson Research Center; IBM System and Technology Group	
6.10-R	Leakage power reduction through dual Vth assignment considering threshold voltage variation	1122
	Xukai Shen, Yu Wang, Rong Luo, Huazhong Yang Tsinghua University, China	

SESSION 6-C

CAD Techniques

6.11-R	A Novel Equivalent Circuit and Parameter Extraction for On-Chip Spiral Inductors	1126
	Y.F. Zhu, J. X. Lu, Z. J. Wu, L. Zhao, Y. Shen, X.S.Tang, F. Y. Huang Southeast University, China	
6.12-R	An Analytical Method for the Calculation of Self and Mutual Inductance on RF circuit	1129
	Ruinan Chang, Jie Wang, Wenjun Zhang, Zhiping Yu Tsinghua University, China	
6.13-R	Parametric Analysis of Multiple Interconnects via Canonical Reduced Order Modeling	1133
	Zhigang Hao, Guoyong Shi Shanghai Jiaotong University, China	
6.14-R	A Novel Model for An Integrated RF CMOS Schottky Diode	1138
	Xining Wang, Bin Zhu, Jiankun Su, Tinghuang Lee, Liwu Yang Semiconductor Manufacturing International Corporation, China	
6.15-R	An Improved Nonlinear Empirical Model Applied to RF SOI LDMOSFET	1142
	Jia He, Lingling Sun, Jun Liu, Wenjun Li, Yanming Wu, Wenjie Xu Hangzhou Dianzi University, China	

6.16-R	Monte Carlo Simulation of Cu-Resistivity Considering Size-Effects	1146
	Hao Zhang, Lilin Tian, Wenjian Yu, Zhiping Yu Tsinghua University, China	
6.17-R	Investigation into Sub-threshold Performance of Double-gate Accumulation-mode SOI PMOSFET	1150
	Zhang Zhengfan ^{1,2} , Li Zhaoji ¹ , Tan Kaizhou ² , Zhang Jiabin ² ¹ University of Electronic Science & Technology of China, China; ² NLAIC, China	
6.18-R	Threshold voltage modeling of deep-submicron double-gate fully-depleted SOI MOSFET	1154
	Zhang Zhengfan ^{1,2} , Fang Jian ¹ , Li Ruzhang ² , Zhang Zhengyuan ² , Li Zhaoji ¹ ¹ University of Electronic Science & Technology of China, China; ² NLAIC, China	

SESSION 6-D

CAD Techniques

6.19-R	An Efficient Transformation Method for DFRM Expansions	1158
	H. Xu ¹ , M. Yang ² , L. Wang ² , J.R. Tong ² , A.E.A. Almaini ³ ¹ Tianjin Vocational College of Mechanics and Electricity, China; ² Fudan University, China; ³ Napier University, United Kingdom	
6.20-R	Sequential Equivalence Techniques for High Performance Design	1162
	Sini Balakrishnan Infineon Technologies, India	
6.21-R	Verification Techniques Imposed upon Design of a Standard Cell Based DSP Dedicated to Cochlear Implant	1166
	Yixin Zhao, Jun Chao, Songpin Mai, Chun Zhang Tsinghua University, China	
6.22-R	A Technique to Avoid Combination Feedback Loop and Long Critical Path in Resource Sharing	1170
	Shushan Qiao, Yong Hei, Bin Wu, Yumei Zhou Chinese Academy of Sciences, China	
6.23-R	An Efficient Sequential Equivalence Checking Framework Using Boolean Satisfiability	1174

Feijun Zheng, Yanling Weng, Xiaolang Yan
Zhejiang University, China

6.24-R A Thermal-aware ILP-based Algorithm in Behavioral Synthesis 1178

Zhipeng Liu, Jinian Bian, Qiang Zhou
Tsinghua University, China

6.25-R A New Resource Constrained Scheduling Method Based on Dynamic Combination of Genetic Algorithm and Ant algorithm 1182

Guangshun Li^{1,2}, Junhua Wu^{1,2}, Guanjun Wang¹, Haitao Yu¹, Guangsheng Ma¹
¹Harbin Engineering University, China; ²Qufu Normal University, China

6.26-R VLSI Power Wiring Noise Analysis Using MOR Method 1186

Kosuke Saeki, Hitoshi Miwa, Goro Suzuki
University of Kitakyushu, Japan

SESSION 6-E

CAD Techniques

6.27-R An Efficient Preconditioning Scheme for Fast Hierarchical Method in 3-D Capacitance Extraction of IC interconnect 1190

Wen Ding, Gaofeng Wang
Wuhan University, China

6.28-R Modeling and Simulation of an Open-Loop Architecture ADC 1193

Fan Bing, Wang Donghui, Zhang Tiejun, Hou Chaohuan
Chinese Academy of Sciences, China

6.29-R A Fast-simulation Model for Post-layout SRAM 1197

Xiaocheng Jing, Ruohe Yao
South China University of Technology, China

6.30-R The Cycle Accurate DSP Model Design Based on SystemC 1201

Lin Dai, Zhenyao Liu
Southeast University, China

6.31-R A SystemC Simulation Modeling Approach for Allocating Task Precedence Graphs to Multiprocessors 1205

M. AbdElSalam Hassan¹, Etsuko Okushi², Masaharu Imai¹
¹Osaka University, Japan; ²Mitsubishi Electric Corp., Japan

6.32-R	Verifying Dynamics of Mixed-signal Circuits with Random Noise using Statistical Petri Net	1209
	Meng Zhang, Deyuan Gao, Xiaoya Fan, Jun Zhang Northwestern Polytechnical University, China	
6.33-R	A New Efficient Modified-Newton Method and Its Application in Time-Domain Circuit Simulation	1213
	Zhenya Zhou, Qiang Liu Huada Electronic Design, China	
6.34-R	Automated Design Method for Parameters Optimization of CMOS Analog Circuits Based on Adaptive Genetic Algorithm	1217
	Jianhai Yu, Zhigang Mao Harbin Institute of Technology, China	

SESSION 6-F

CAD Techniques

6.35-P	Sensitivity Analysis of Interconnect Lines Based on Differential Quadrature Method	1221
	Xiaopeng Ji, Long Ge, Zhiquan Wang Nanjing University of Sci. & Tech., China	
6.37-P	DME-Based Clock Routing in the Presence of Obstacles	1225
	Huiping Huang, Waishing Luk, Wenqing Zhao, Xuan Zeng Fudan University, China	
6.38-P	Dynamic Power Consumption of Distributed RLC Trees	1229
	Xiaochun Li, Junfa Mao, Wenyan Yin Shanghai Jiaotong University, China	
6.39-P	A Compressed BiCGstab Algorithm for Power and Ground Network Analysis	1233
	Haohang Su, Yimen Zhang, Yuming Zhang, Jincai Man Xidian University, China	
6.40-P	Analysis of Self-heating Effect and Breakdown Characteristics in Partial SOI LDMOS with Multi Silicon Windows	1237
	Gao Shan, Chen Junning, Ke Daoming, Fang Miao Anhui University, China	

6.41-P	A Network-on-Chip system-level simulation environment supporting asynchronous router	1241
	Ling Xin, Chiu-Sing Choy The Chinese University of Hong Kong, China	
6.42-P	Implementation of a C-to-SystemC Synthesizer Prototype	1245
	Myoung-Keun You, Gi-Yong Song Chungbuk National University, Korea	
6.43-P	A Novel High level testability synthesis method based on PSA	1249
	Li Yuanchen Luoyang Normal College, China	
6.44-P	The Research and Implement of An Advanced Function Coverage Based Verification Environment	1253
	Runshan Yang ¹ , Liji Wu ¹ , Jun Guo ² , Baorong Liu ² ¹ Tsinghua University, China; ² Integrated Silicon Solution Inc (Shanghai),.China	
6.45-P	Abstraction of Word-level Polynomial Function from Waveform Polynomial Descriptions	1257
	Donghai Li ¹ , Changfu Wang ² , Jing Hu ¹ , Guanjun Wang ¹ , Guangsheng Ma ¹ ¹ Harbin Engineering University, China; ² Daqing Refining Chemical Company, China	
6.46-P	VLSI Implementation of Reconfigurable SRRC Filters with Automatic Code Generation	1261
	Chen Shuyu, Chen Yun, Zhang Yang, Wu Jianming, Zeng Xiaoyang, Zhou Dian Fudan University, China	
6.47-P	An Algorithm for Detecting Logic Implementation Mode	1265
	Yinshui Xia, Keyi Mao, Xieng Ye Ningbo University, China	
6.48-P	A Behavior-Oriented Simulation Tool for Design and Optimization of Sigma-Delta ADCs	1269
	Xin Zhang, Dunshan Yu, Shimin Sheng Peking University, China	
6.49-P	Behavioral Model of data acquisition system by using Simulink	1273
	Shaoshi Yan, Xi Tian, Xin Zhao, Peng Li, National University of Defense Technology, China	

SESSION 7-A

Other VLSI Design Related Topics

7.1-I	Complexity Reduction for SOPC-based H.264/AVC Coder via Sum of Absolute Difference	1277
	Ruei-Xi Chen ¹ , Jeffrey Fan ²	
	¹ St. John's University, Taipei, Taiwan; ² Florida International University, USA	
7.1-R	A Novel Placement Algorithm for Symmetrical FPGA	1281
	Wenyao Xu, Kejun Xu, Xinmin Xu	
	Zhejiang University, China	
7.2-R	Simulation and Performance Analysis of Network on Chip Architectures Using OPNET	1285
	Wu Ning, Ge Fen, Wang Qi	
	Nanjing University of Aeronautics and Astronautics, China	
7.3-R	Design and Simulation of a Torus Structure and Route Algorithm for Network On Chip	1289
	Chang Wu, Yubai Li, Song Chai	
	University of Electronic Science and Technology of China, China	
7.4-R	Heterogeneous design methodology with configurable regular topology set for scalable Network-on-Chip designs	1293
	Wentao Chen, Depeng Jin, Lieguang Zeng	
	Tsinghua University, China	
7.5-R	Quantum-dots Cellular Automata Comparator	1297
	Qiu Keming, Xia Yinshui	
	Ningbo University, China	

SESSION 7-B

Other VLSI Design Related Topics

7.6-P	A power-aware adaptive routing scheme for network on a chip	1301
	Shengguang Yang, Li Li, Yi Xu, Yuang Zhang, Bing Zhang	
	Nanjing University, China	

7.7-P	Improving NOC performance through a New Data-Transfer Technique	1305
	Jian Wang, Yubai Li, Chang Wu University of Electronic Science and Technology of China, China	
7.8-P	Revising Link Capacity Adjustment Scheme for ASIC Applications	1309
	Peng Wang ¹ , Biao Wang ¹ , Depeng Jin ² , Lieguang Zeng ² ¹ National High-performance IC Design Center, China; ² Tsinghua University, China	
7.9-P	A Practical IP Quality Measurement Framework	1313
	Zhou Meng ¹ , Gao Minglun ¹ , Philip C H Chen ² ¹ HeFei University of Technology, China; ² Hong Kong University of Science and Technology, Hong Kong, China	
7.10-P	A Watermarking Technique for Hard IP Protection in Post-Layout Design Level	1317
	Xueyu Cai, Zhiqiang Gao, Fujun Bai, Yi Xu Tsinghua University, China	
7.11-P	A SystemC-based Hardware Platform Design of Network-on-a-Chip	1321
	Li Li, Yi Xu, Shengguang Yang, Yuang Zhang, Shuzhuan He Nanjing University, China	

SESSION 8

Special Session

8.1-I	Low Power Design with Multi-Vdd and Voltage Islands	1325
	Martin D. F. Wong University of Illinois, USA	
8.2-I	Sleep Transistor Sizing in Power Gating Designs	1326
	De-Shiuan Chiou, Yu-Ting Chen, Da-Cheng Juan, Shih-Chieh Chang National Tsing-Hua University, Hsinchu, 30013, Taiwan	
8.3-I	Leakage Aware Design for Next Generation's SOC's	1332
	Roberto Zafalon STMicroelectronics, Italy	
8.4-I	Clock Tree Synthesis for Low Power and Low Susceptibility to Variation	1333
	Yongseok Cheon, Pei-Hsin Ho, Wenting Hou, Yi Liu, Dong Wang Synopsys, Inc.USA	

8.5-I	Passivity-Preserving Model Order Reduction of Linear Time-Varying Macromodels Yansong Liu, Ngai Wong The University of Hong Kong	1334
8.6-I	Statistical Worstcase Interconnect Modeling Based on Non-Normal Distributed Process Variations for Nanometer Era Won-Young Jung ^{1,2} , Jae-Kyung Wee ² ¹ Nanno SOLUTIONS, Inc. USA; ² Soongsil University, Korea	1340
8.7-I	Hardware Acceleration for Sparse Fourier Image Reconstruction Quang Dinh, Yoram Bresler, Deming Chen University of Illinois, USA	1346
8.8-I	A High-Frequency DC-DC Converter based Power Amplifier for Direct RF Carrier Generation Rizwan Bashirullah, Pengfei Li University of Florida, USA	1352
8.9-I	Dual Reference Frequencies for Low Spur and Low Phase Noise Fractional-N Frequency Phase Locked Loop Kai Di Feng IBM, USA	1357
8.10-I	A New ESD-Aware Power Amplifier Design Method Xiaokang Guan ¹ , Guang Chen ¹ , Lin Lin ¹ , Xin Wang ¹ , Albert Wang ¹ , Lee Yang ² , Bin Zhao ³ ¹ University of California, USA; ² Semiconductor Manufacturing International Corp., China; ³ Freescale Semiconductor, USA	1363
8.11-I	Inductorless Design of Wireless CMOS Frontends Ramesh Harjani, Liuchun Cai University of Minnesota, USA	1367
8.12-I	Design of Highly Efficient and Linear Class E SiGe Power Amplifier for Highly-Integrated Multifunctional Wireless Transmitters ¹ Donald Y.C. Lie, ¹ J. Lopez, ² J.D. Popp, ² F. Wang, ² A.H. Yang, ² D. Kimball, ³ G. Wang, ³ H. Li, ³ Z. Ma ¹ Texas Tech University, USA; ² University of California, USA; ³ University of Wisconsin-Madison, USA	1371