

Institution of Engineering and Technology

IET and FSA International Semiconductor Forum 2007

May 14-15, 2007
Paris, France

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60560-083-3

Some format issues inherent in the e-media version may also appear in this print version.

TABLE OF CONTENTS

Consolidation and the IP Business Model	1
<i>No Author Given</i>	
Effective Chip Packaging..... Starts with Design	32
<i>A. Longford</i>	
RF System in Package - Technology choice and Design Methodology	39
<i>C. Barratt</i>	
Technology Aware Design	44
<i>B. Dierickx</i>	
Smartphones and Beyond	65
<i>D. Wood</i>	
The Benefits of Drawbacks of 90nm and below in Wireless	101
<i>R. Nave</i>	
Consumer Electronics and the Semiconductor Industry	109
<i>J. Yu</i>	
Asynchronous Circuits Adopted	148
<i>A. Peeters</i>	
Winning the Supply Chain Challenges in a Fabless Model	175
<i>R. Torten</i>	
DFY, DFT and DFM: A Pragmatic Approach to Built-in Quality	192
<i>G. Curren</i>	
Panel: DFT, DFY and DFM: Ways to Build Quality from the Outset	198
<i>No Author Given</i>	
Design for Yield, Design for Manufacturing and Design for Test	205
<i>G. Fischer</i>	
DFY, DFT and DFM: Ways to Build Quality from the Outset	217
<i>L. Tissot</i>	