


2007 IEEE International Conference on Application- specific Systems, Architectures, and Processors

**Montreal, QC, Canada
9-11 July 2007**



IEEE Catalog Number: CFP07063-PRT
ISBN 10: 1-4244-1026-6
ISBN 13: 978-1-4244-1026-2



IEEE


18th International Conference

**Application-specific Systems,
Architectures and Processors**


Montréal, Canada, July 8 - 11, 2007

TABLE OF CONTENTS

Message from the Chairs and Organizing committees	1
Session 1.1: FPGA based Acceleration	10
· Parallelizing HMMER for hardware acceleration on FPGAs	10
· FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers	18
· A Self Reconfigurable Implementation of the JPEG Encoder	24
· Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers	30
· Windowed FIFOs for FPGA-based Multiprocessor Systems	36
Session 1.2 : Networks on Chip	42
· Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics	42
· Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication	48
· Scalable Multi-FPGA platform for Network-On-Chip Emulation Platform	54
· Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
· Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router	69
Interactive Session A : FPGA based Design	76
· Real-time FPGA-implementation for blue-sky Detection	76
· An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder	83
· Estimating Area Costs of Custom Instructions for Design Exploration of FPGA-based Reconfigurable Processors	89
· FPGA SAR Processor with Optimal Window Memory Layout	95
· The 1D Discrete Cosine transform for large point sizes implemented on reconfigurable hardware	101
Session 1.3 : Advances in Arithmetic	107
· LNS Subtraction Using Novel Cotransformation and/or Interpolation	107
· Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit	115
· A Hardware-Oriented Method for Evaluating Complex Polynomials	122
· Power6 Decimal Divide	128
· Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2 ^m)	134



Session 2.1: Algorithms, Simulation and Synthesis	140
· Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis	140
· Design Flow of a Dedicated Cluster Customized for a Distributed Genetic Algorithm Application	148
· A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing	154
· 0/1 Knapsack on Hardware: A Complete Solution	160
· Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations	168
Interactive session B: Parallel and Reconfigurable Computing	174
· SIMD Vectorization of Histogram Functions	174
· A Run-Time Reconfigurable Fabric for 3D Texture Filteringing	180
· Reconfigurable Universal Adder	186
· A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
· The Design of a Novel Object Processor: OOMIPS	198
· Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes	204
Session 2.2 : Power Issues and Other Optimizations	210
· Customizing Reconfigurable On-Chip Crossbar Scheduler	210
· Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream	216
· Entropy Coding on a Programmable Processor Array for Multimedia SoC	222
· Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors	228
· Design and implementation of a surface peak thermal detector algorithm	234
Session 2.3 : Coding and Digital Signal Processing	239
· A High-Throughput Programmable Decoder for LDPC Convolutional Codes	239
· A Novel Low-Power Motion Estimation Design for H.264	247
· Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression	253
· An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260
Interactive Session C : Arithmetic and Logic Design	266
· Reduced Delay BCD Adder	266
· Streaming on line addition	272
· Long Live Small Fan-in Majority Gates - Their Reign Looks Like Coming!	278
· Computing Digit Selection Regions for Digit Recurrences	284
· Hardware Acceleration for 3-D Radiation Dose Calculation	290
Session 2.4 : Multiprocessing	296
· Evaluation of a tightly coupled ASIP / Co-Processor Architecture used in GNSS receivers	296
· Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing	302
· Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective	308
· Two level tiling for MPSoC architecture	314
· Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems	320



Session 3.1 : Architecture Exploration and Optimization	328
· Identification of Application Specific Instructions Based on Subgraph Isomorphism Constraints.	328
· A Retargetable Framework for Automated Discovery of Custom Instructions	334
· A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions	342
· A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture	346
· An Application Specific Memory Characterization Technique for Co-processor Accelerators	353
Interactive Session D : Processor and System Design	359
· GISP: A Transparent Superpage Support Framework for Linux	359
· Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications	365
· A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
· Graphic processors to speed up simulations for the design of high performance solar receptors	377
· Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation	383
Session 3.2 : New Directions and Applications	391
· Robust Adders Based on Quantum-Dot Cellular Automata	391
· A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies	397
· A Rapid Prototyping Platform for Wireless Medium Access Control Protocols	403
· An Efficient Hardware Support for Control Data Validation	409
· ISA Support for Fingerprinting and Erasure Codes	415