2007 IEEE International Electron Devices Meeting

Washington DC
10-12 December 2007

Pages 1-522

IEEE Catalog Number: CFP07IED-PRT
ISBN 10: 1-4244-1507-1
ISBN 13: 978-1-4244-1507-6

TABLE OF CONTENTS

Session 13: Process Technology - Gate Stack Process I – Fundamental Aspects
Tuesday, December 11, 9:00 a.m.
Jefferson Room

9:05 a.m.
13.1 Tuning PMOS Mo(O,N) Metal Gates to NMOS by Addition of DyO Capping Layer, J. Petry, R. Singanamalla*, K. Xiong, C. Ravit, E. Simoens*, R. O'Connor*, A. Veloso*, C. Adelmann*, S. Van Elshocht*, V. Paraschiv*, S. Brus*, J.Van Berkum**, S. Kubicek*, K. De Meyer*, S.Biesmans*, J.C. Hooker, NXP Semiconductors, *IMEC, KU Leuven, **Philips Research 329

9:30 a.m.
13.2 Very Low V_t [Ir-Hf]/HfLaO CMOS Using Novel Self-Aligned Low Temperature Shallow Junctions, C. F. Cheng, C. H. Wu*, N. C. Su*, S. J. Wang*, S. P. McAlister** and A. Chin, National Chiao-Tung University, *National Cheng Kung University, **National Research Council of Canada 333

9:55 a.m.
13.3 Mechanism of V_{fb} roll-off with High Work function Metal Gate and Low Temperature Oxygen Incorporation to Achieve PMOS Band Edge Work function, S.C. Song, C. S. Park, J. Price*, C. Burham*, R. Choi, H.H. Tseng, H.C. Wen, K. Choi, B.H. Lee, and R. Jammy, SEMATECH, *University of Texas 337

10:20 a.m.
13.4 Comprehensive Study of V_{FB} Shift in High-k CMOS - Dipole Formation, Fermi-level Pinning and Oxygen Vacancy Effect -, Y. Kamimuta, K. Iwamoto, Y. Nunoshige*, A. Hirano, W. Mizubayashi*, Y. Watanabe, S. Migita*, A. Ogawa, H. Ota*, T. Nabatame, and A. Toriumi*, MIRAI-ASET, *MIRAI-ASRC 341

10:45 a.m.
13.5 Wide Controllability in Flatband Voltage by Tuning Crystalline Microstructures in Metal Gate Electrodes, K. Ohmori, T. Chikyow*, T. Hosoi**, H. Watanabe**, K. Nakajima*, T. Adachi*, A. Ishikawa*, Y. Sugita^, Y. Nara^, Y. Ohji^, K. Shiraishi***, K. Yamabe***, K. Yamada, Waseda University, *National Institute for Materials Science, **Osaka University, ^SELETE, ***University of Tsukuba 345

11:10 a.m.
13.6 Clarification of Additional Mobility Components associated with TaC and TiN Metal Gates in scaled HfSiON MOSFETs down to sub-1.0nm EOT, K. Tatsumura, M. Goto, S. Kawanaka, K. Nakajima, T. Schimizu, T. Ishihara, M. Koyama, Toshiba Corporation 349

11:35 a.m.
13.7 Impact of Flash Annealing on Performance and Reliability of High-k/Metal-Gate MOSFETs for Sub-45nm CMOS, P. Kalra, P. Majhi, D. Heh*, G. Bersuker*, C. Young*, N. Vora**, R.Harris***, P. Kirsch^, R. Choi*, M. Chang#, J. Lee#, H. Hwang#, H-H Tseng*, R.Jammy***, and T-J King Liu, University of California, Intel, *SEMATECH, **University of Texas at Austin, ***AMD, ^IBM, #GIST 353

Session 14: Emerging Technologies - Energy Harvesting Electron Devices
Tuesday, December 11, 9:00 a.m.
Lincoln Room

9:05 a.m.
14.1 Developments in Silicon Solar Cells (Invited), R. Swanson, SunPower Corp. 359

9:30 a.m.
14.2 Energy Harvesting - A Systems Perspective (Invited), J. Rabaey, F. Burghardt, D. Steingart, M. Seeman, P. Wright, Berkeley Wireless Research Center 363

9:55 a.m.
14.3 Energy Harvesting for Electronics with Thermoelectric Devices Using Nanoscale Materials (Invited), R. Venkatasubramanian, C. Watkins, D. Stokes, J. Posthill, C. Caylor, RTI International 367

10:20 a.m.
14.4 Nanogenerators and Nano-Piezotronics (Invited), Z.L. Wang, Georgia Institute of Technology 371

10:45 a.m.
14.5 Micro-engineered Devices for Motion Energy Harvesting, E. Yeatman, P. Mitcheson, A. Holmes, Imperial College London 375

Session 15: Quantum, Power, and Compound Semiconductor Devices - Reliability and Characterizations of Power HEMTs
Tuesday, December 11, 9:00 a.m.
Military Room

9:05 a.m.
15.1 A Review of Failure Modes and Mechanisms of GaN-Based HEMT's (Invited), E. Zanoni, G. Meneghesso, G. Verzellesi*, F. Danesin, M. Meneghini, F. Rampazzo, A. Tazzoli, F. Zanon, Universita di Padova, *Universita di Modena e Reggio Emilia 381

9:30 a.m.
15.2 Gate Current Degradation Mechanisms of GaN High Electron Mobility Transistors, J. Joh, L. Xia, and J.A. del Alamo, Massachusetts Institute of Technology 385

9:55 a.m.
15.3 Reliability of Enhancement-mode AlGaN/GaN HEMTs Fabricated by Fluorine Plasma Treatment, C. Yi, R. Wang, W. Huang, W. C.-W. Tang, K.M. Lau, K.J. Chen, Hong Kong University of Science and Technology 389

10:20 a.m.
15.4 Drain Corrosion in RF Power GaAs PHEMTs, A. Villanueva, J. del Alamo, T. Hisaka*, T. Ishida*, Massachusetts Institute of Technology, *Mitsubishi Electric Corporation 393

10:45 a.m.
15.5 Remarkable Breakdown Voltage Enhancement in AlGaN Channel HEMTs, T. Nanjo, M. Takeuchi*, M. Suita, Y. Abe, T. Oishi, Y. Tokuda and Y. Aoyagi**, Mitsubishi Electric Corporation, *RIKEN, **Tokyo Institute of Technology 397

11:10 a.m.
15.6 Characterisation of AlGaN/GaN HEMT Epitaxy and Devices on Composite Substrates, G. Meneghesso, C. Ongaro, E. Zanoni, C. Brylinski*, M.A. di Forte-Poisson*, V. Hoel**, J.C. de Jaeger**, R. Langer^, H. Lahreche^, P. Bove^, J. Thorpe#, Universita di Padova, *GIE ALCATEL-THALES, **IEMN/TIGER, ^PICOGIGA International, #United Monolithic Semiconductors GmbH 401

11:35 a.m.
15.7 High-voltage Millimeter-Wave GaN HEMTs with 13.7 W/mm Power Density, Y.-F. Wu, M. Moore, A. Abrahamsen, M. Jacob-Mitos, P. Parikh, S. Heikman, and A. Burk*, Cree Santa Barbara Technology Center, *Cree Inc. 405

Session 16: Displays, Sensors, and MEMS - RF MEMs
Tuesday, December 11, 9:00 a.m.
Thoroughbred Room

9:05 a.m.
16.1 Scalable 1.1 GHz Fundamental Mode Piezo-Resistive Silicon MEMS Resonator, J.T.M. van Beek, G.J.A.M. Verheijden, G.E.J. Koops, K.L. Phan, C. van der Avoort, J. van Wingerden, D. Ernur Badaroglu, J.J.M. Bontemps*, NXP-TSMC Research Center, *Technical University 411

Session 27: Process Technology - Advanced Process and Integration Technology
Wednesday, December 12, 9:00 a.m.
International Ballroom Center

9:05 a.m.
27.1 Embedded Flash on 90nm Logic Technology and Beyond for FPGAs (Invited), H. Kojima, T. Ema, T. Anezaki, J. Ariyoshi, H. Ogawa, K. Yoshizawa, S. Mehta*, S. Fong*, S. Logie*, R. Smoak*, D. Rutledge*, Fujitsu Ltd. And *Lattice Semiconductor Corp. 677

9:30 a.m.
27.2 Gatestacks for Scalable High-Performance FinFETs, G. Vellianitis, M.J.H. van Dal, L. Witters*, G. Curatola, G. Doornbos, N. Collaert*, C. Jonville, C. Torregiani*, L.-S. Lai***, J. Petry, B.J. Pawlak, R. Duffy, M. Demand*, S. Beckx*, S. Mertens*, A. Delabie*, T. Vandeweyer*, C. Delvaux*, F. Leys*, A. Hikavyy*, R. Rooyackers*, M. Kaiser**, R.J.R. Weemaes**, F. Voogt^, H. Roberts^, D. Donnet^, S. Biesemans*, M. Jurczak*, R.J.P. Lander, NXP-TSMC Research Center, *IMEC, **Philips, ***TSMC, ^NXP Semiconductors 681

9:55 a.m.
27.3 Route to Low Parasitic Resistance in MuGFETs with Silicon-Carbon Source/Drain: Integration of Novel Low Barrier Ni(M)Si:C Metal Silicides and Pulsed Laser Annealing, R.T-P Lee, A.T-Y Koh, F-Y Liu, W-W Fang, T-Y. Liow. K-M. Tan, P-C. Lim*, A.E-J. Lim, M. Zhu, K-M. Hoe^, C-H. Tung^, G-Q. Lo*, X. Wang**, D.K-Y. Low**, G.S. Samudra, D-Z. Chi*, Y-C. Yeo, National University of Singapore, *Institute of Materials Research and Engineering, ^Institute of Microelectronics, **Singapore Institute of Manufacturing Technology 685

10:20 a.m.
27.4 Si/SiGe Epitaxy: a Ubiquitous Process for Advanced Electronics (Invited), D. Dutartre, N. Loubet, F. Brossard, B. Vandelle, P. Chevalier, A. Chantre, S. Monfray, C. Fenouillet-Beranger*, A. Pouydebasque, T. Skotnicki, STMicroelectronics, *CEA LETI-MINATEC 689

10:45 a.m.
27.5 Localized SOI Technology: An Innovative Low Cost Self-Aligned Process for Ultra Thin Si-film on Thin BOX Integration for Low Power Applications, S. Monfray, M. Samson, D. Dutartre, T. Ernst*, E. Rouchouze, D. Renaud*, B. Guillaumot, D. Chanemougame, G. Rabille, S. Borel*, JP. Colonna*, C. Arvet, N. Loubet, Y. Campidelli, JM. Hartmann*, L. Vandroux*, D. Bensahel, A. Toffoli*, F. Allain*, A. Margin, L. Clement**, A. Quiroga, S. Deleonbius*, T. Skotnicki, STMicroelectronics, *CEA LETI MINATEC, **NXP Semiconductor 693

11:10 a.m.
27.6 Proof of Ge-Interfacing Concepts for Metal/High-k/Ge CMOS -Ge-intimate Material Selection and Interface Conscious Process Flow-, T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita and A. Toriumi, The University of Tokyo 697

Session 28: CMOS Devices - Physics and Technologies of Mobility Enhancement
Wednesday, December 12, 9:00 a.m.
International Ballroom East

9:05 a.m.
28.1 Extension of Universal Mobility Curve to Multi-Gate MOSFETs, H. Yoshimoto, N. Sugii, D. Hisamoto, S-I Saito, R. Tsuchiya and S. Kimura, Hitachi, Ltd. 703

9:30 a.m.
28.2 More-than-Universal Mobility in Double-Gate SOI p-FETs with Sub-10-nm Body Thickness -Role of Light-Hole Band and Compatibility with Uniaxial Stress Engineering-, S. Kobayashi, M. Saitoh, K. Uchida, Toshiba Corp. 707

9:55 a.m.
28.3 Physical Understanding of Fundamental Properties of Si (110) pMOSFETs - Inversion-Layer Capacitance, Mobility Universality, and Uniaxial Strain Effects-, M. Saitoh, S. Kobayashi, K. Uchida, Toshiba Corp. 711

10:20 a.m.
28.4 Mobility Enhancement in Uniaxially Strained (110) oriented Ultra-Thin Body Single- and Double-Gate MOSFETs with SOI Thickness of less than 4 nm, K. Shimizu and T. Hiramoto, University of Tokyo 715

10:45 a.m.
28.5 Examination of Additive Mobility Enhancements for Uniaxial Stress Combined with Biaxially Strained Si, Biaxially Strained SiGe and Ge Channel MOSFETs, O. Weber, T. Irisawa*, T. Numata*, M. Harada*, N. Taoka**, Y. Yamashita*, T. Yamamoto*, N. Sugiyama*, M. Takenaka and S. Takagi, The University of Tokyo, *MIRAI_ASET, **MIRAI-AIST 719

11:10 a.m.
28.6 Interface-Engineered Ge (100) and (111), N- and P-FETs with High Mobility, D. Kuzum, A.J. Pethe, T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, Stanford University 723

11:35 a.m.
28.7 High Performance PMOSFETs Using $Si/Si_xGe_x/Si$ Quantum Wells with High-k/Metal Gate Stacks and Additive Uniaxial Strain for 22 nm Technology and Beyond, S. Suthram, P. Majhi, G. Sun^^, P. Kalra*, H.R. Harris, K.J. Choi^, D. Heh, J. Oh, D. Kelly, R. Choi, B.J. Cho**, M.M. Hussain, C. Smith, S. Banerjee, W. Tsai, S.E. Thompson^^, H.H. Tseng, R. Jammy, SEMATECH, *University of California, **National University of Singapore, ^Jusung Engineering, ^^University of Florida 727

Session 29: Modeling and Simulation - Nanotubes, Nanowires and Nanoribbons
Wednesday, December 12, 9:00 a.m.
Georgetown Ballroom

9:05 a.m.
29.1 Three-dimensional Modeling of Gate Leakage in Si Nanowire Transistors, M. Luisier, A. Schenk, W. Fichtner, ETH Zurich 733

9:30 a.m.
29.2 Band Structure Effects on the Current-Voltage Characteristics of SNW-FETs, E. Gnani, A. Gnudi, S. Reggiani, M. Rudan, G. Baccarani, University of Bologna 737

9:55 a.m.
29.3 1-D and 2-D Devices Performance Comparison including Parasitic Gate Capacitance and Screening Effect, L. Wei, J. Deng, H.-S.P. Wong, Stanford University 741

10:20 a.m.
29.4 Exciton Generation in Suspended Carbon Nanotube FETs: A Computational Study, S.O. Koswatta, V. Perebeinos*, M.S. Lundstrom, Ph. Avouris*, Purdue University, *IBM Research Division 745

10:45 a.m.
29.5 A Comprehensive Atomic Study of Carbon Nanotube Schottky Diode Using First Principles Approach, P. Bai, K.T. Lam, E. Li, and K.K-F. Chang, Institute of High Performance Computing 749

11:10 a.m.
29.6 Analytical Model of Carbon Nanotube Electrostatics: Density of States, Effective Mass, Carrier Density, and Quantum Capacitance, D. Akinwande, Y. Nishi, H.-S.P. Wong, Stanford University 753

11:35 a.m.
29.7 Performance Comparison of Graphene Nanoribbon Schottky Barrier and MOSFETs, G. Fiori, Y. Yoon*, S. Hong*, G. Iannaccone, J. Guo*, University de Pisa, *University of Florida 757

12:00 p.m.
29.8 Simulation Investigation of Double-Gate CNR-MOSFETs with a Fully Self-Consistent NEGF and TB Method, X. Guan, M. Zhang, Q. Liu, and Z. Yu, Tsinghua University 761

Session 30: Solid State and Nanoelectronic Devices - Emerging Resistive RAM and New Function on Silicon
Wednesday, December 12, 9:00 a.m.
Jefferson Room

9:05 a.m.
30.1 Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3V, K. Tsunoda, K. Kinoshita, H. Noshiro, Y. Yamazaki, T. Iizuka, Y. Ito, A. Takahashi, A. Okano, Y. Sato, T. Fukano, M. Aoki, and Y. Sugiyama, Fujitsu Laboratories 767

9:30 a.m.
30.2 2-stack 1D-1R Cross-point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications, M.J. Lee, Y. Park, B.S. Kang, S.E. Ahn, C.B. Lee, K.H. Kim, W. Xianyu, G. Stefanovich, J.H. Lee, S.J. Chung, Y.H. Kim, C.S. Lee, J.B. Park, I.G. Baek* and I.K. Yoo, Samsung Advanced Institute of Technology, *Samsung Electronics, Co., Ltd. 771

9:55 a.m.
30.3 Conductive-Filament Switching Analysis and Self-Accelerated Thermal Dissolution Model for Reset in NiO-Based RRAM, U. Russo, D. Ielmini, C. Cagli, A. Lacaita, S. Spiga*, C. Wiemer*, M. Perego*, M. Fanciulli*, Politecnico di Milano, *CNR-INFM 775

10:20 a.m.
30.4 Fast Switching and Long Retention Fe-O ReRAM and its Switching Mechanism, S. Muraoka, K. Osano, Y. Kanzawa, S. Mitani, S. Fujii, K. Katayama, Y. Katoh, Z. Wei, T. Mikawa, K. Arita, Y. Kawashima, R. Azuma, K. Kawai, K. Shimakawa, A. Odagawa, T. Takagi, Matsushita Electric Industrial Co., Ltd. 779

10:45 a.m.
30.5 A Novel Resistance Memory with High Scalability and Nanosecond Switching, K. Aratani, K. Ohba, T. Mizuguchi, S. Yasuda, T. Shiimoto, T. Tsushima, T. Sone, K. Endo, A. Kouchiyama, S. Sasaki, A. Maesaka, N. Yamada, and H. Narisawa, Sony Corporation 783

11:10 a.m.
30.6 Silicon Photonics Approach for Nanotechnology Era (Invited), K. Ohashi, K. Nishi, T. Shimizu, M. Nakada, J. Fujikata, J. Ushida, K. Nose, A. Gomyo, T. Ishi, M. Mizuno, M. Kinoshita, N. Suzuki, D. Okamoto, H. Yukawa, T. Tsuchizawa*, T. Watanabe*, K. Yamada*, S. Itabasi*, J. Akedo**, MIRAI-Selete, *NTT, **AIST 787

11:35 a.m.
30.7 Single-Electron Circuit for Stochastic Data Processing Using nano-MOSFETs, K. Nishiguchi, A. Fujiwara, NTT Corporation 791

Session 31: CMOS and Interconnect Reliability - Negative Bias Temperature Instability
Wednesday, December 12, 9:00 a.m.
Lincoln Room

9:05 a.m.
31.1 New Characterization and Modeling Approach for NBTI Degradation from Transistor to Product Level, V. Huard, C. Parthasarathy, N. Rallet, C. Guerin, M. Mammase, D. Barge, C. Ouvrard*, STMicroelectronics, *NXP Semiconductors 797

9:30 a.m.
31.2 Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability, T. Grasser, B. Kaczer*, P. Hehenberger, W. Goes, R. O'Connor*, H. Reisinger**, W. Gustin**, and C. Schluender**, TU Wien, *IMEC, **Infineon Technologies 801

9:55 a.m.
31.3 Theory and Practice of On-the-fly and Ultra-fast V_T Measurements for NBTI Degradation: Challenges and Opportunities, A.E. Islam, E. N. Kumar*, H. Das*, S. Purawat*, V. Maheta*, H. Aono**, E. Murakami**, S. Mahapatra*, M.A. Alam, Purdue University, *IIT Bombay, **Renesas Technologies 805

10:20 a.m.
31.4 Material Dependence of NBTI Physical Mechanism in Silicon Oxynitride (SiON) p-MOSFETs: A Comprehensive Study by Ultra-Fast On-The-Fly (UF-OTF) I_{DLIN} Technique, E.N. Kumar, V.D. Maheta, S. Purawat, A. E. Islam*, C. Olsen**, K. Ahmed**, M. A. Alam* and S. Mahapatra, IIT Bombay, *Purdue University, **Applied Materials 809

10:45 a.m.
31.5 On-The-Fly Interface Trap Measurement and It's Impact on the Understanding of NBTI Mechanism for p-MOSFETs with SiON Gate Dielectric, W.J. Liu, Z.Y. Liu, D. Huang, C.C. Liao*, L.F. Zhang*, Z.H. Gan*, W. Wong*, C. Shen**, and M-F. Li, Fudan University, *Semiconductor Manufacturing International Corp., **National University of Singapore 813

11:10 a.m.
31.6 Real V_{th} Instability of pMOSFETs Under Practical Operation Conditions, J.F. Zhang, Z. Ji, M.H. Chang, B. Kaczer*, and G. Groeseneken*, Liverpool John Moores University, *IMEC 817

11:35 a.m.
31.7 New Observations on the Hot Carrier and NBTI Reliability of Silicon Nanowire Transistors, R. Wang, R. Huang, D-W Kim*, Y. He, Z. Wang, G. Jia, D. Park*, Y. Wang, Peking University, *Samsung Electronics Co. 821

12:00 p.m.
31.8 Impact of TiN Metal Gate on NBTI Assessed by Interface States and Fast Transient Effects Characterization, M. Rafik, X. Garros*, G. Ribes, G. Ghibaudo*, C. Hobbs^, A. Zauner***, M. Muller***, V. Huard, C.Ouvrard***, STMicroelectronics, *CEA-LETI, **IMEP-LAHC, ***NXP, ^Freescale 825

Session 32: Displays, Sensors, and MEMS - Chemical and Biological Sensors, and Microsystems
Wednesday, December 12, 9:00 a.m.
Thoroughbred Room

9:05 a.m.
32.1 Three Technologies for a Smart Miniaturized Gas-Sensor: SOI CMOS, Micromachining and CNTs - Challenges and Performance, F. Udrea, S. Maeng**, J.W. Gardner*, J. Park**, M.S. Haque, S.Z. Ali, Y. Choi**, P.K. Guha, S.M.C. Vieira, H.Y. Kim**, S.Y. Lee**, S. H. Kim**, K.C. Kim**, S.E. Moon**, W.I. Milne, University of Cambridge, *University of Warwick, **Electronics and Telecommunications Research Institute 831

2:00 p.m.
38.2 Development of a Production-Ready, Back-Illuminated CMOS Image Sensor with Small Pixels, T. Joy, S. Pyo*, S. Park*, C. Choi, C. Palsule, H. Han*, C. Feng, S. Lee*, J. McKee, P. Altice, C. Hong, C. Boemler, J. Hynecek, M. Louie, J. Lee*, D. Kim*, H. Haddad, B. Pain*, Magnachip Semiconductor America, *Magnachip Corp., **Jet Propulsion Lab 1007

2:25 p.m.
38.3 Two-Transistor Active Pixel Sensor for High Resolution Large Area Digital X-ray Imaging, F. Taghibakhsh, K.S. Karim, Simon Fraser University 1011

2:50 p.m.
38.4 Fully Implantable Retinal Prosthesis Chip with Photodetector and Stimulus Current Generator, T. Tanaka, K. Sato, K. Komiya, T. Kobayashi, T. Watanabe, T. Fukushima, H. Tomita, H. Kurino, M. Tamai, and M. Koyanagi, Tohoku University 1015

3:15 p.m.
38.5 3 D Real-time CCD Imager Based on Background-Level-Subtraction Scheme, Y. Hashimoto, F. Kurihara, F. Tsunesada, K. Imai, Y. Takada, K. Taniguchi*, Matsushita Electric Works, Ltd., *Osaka University 1019

3:40 p.m.
38.6 Potentiality of Silicon Optical Modulator Based on Free-Carrier Absorption, T. Tabei, T. Hirata, K. Kajikawa, H. Sunami, Hiroshima University 1023

LATE NEWS

Session 6: Process Technology - Advanced Junctions, Silicides and Novel Stress Engineering
Monday, December 10, 1:30 p.m.
Jefferson Room

4:30 p.m.
6.8 Extendibility of NiPt Silicide Contacts for CMOS Technology Demonstrated to the 22-nm Node, K. Ohuchi, C. Lavoie*, C. Murray*, C. D'Emic*, I. Lauer*, J.O. Chu*, B. Yang**, P. Besser**, L. Gignac*, J. Bruley*, G.U. Singco*, F. Pagette*, A.W. Topol*, M.J. Rooks*, J.J. Bucchignano*, V. Narayanan*, M. Khare*, M. Takayanagi, K. Ishimaru, D.-G. Park*, G. Shahidi*, P. Solomon*, Toshiba America Electronic Components Inc., *IBM Corporation, **AMD 1029

Session 11: CMOS Devices - High Performance Devices
Tuesday, December 11, 9:00 a.m.
International Ballroom East

11:35 a.m.
11.7 (110) Channel, SiON Gate-Dielectric PMOS with Record High I_{on}=1 mA/μm Through Channel Stress and Source Drain External Resistance (R_{ext}) Engineering, B. Yang, A. Waite, H. Yin*, J. Yu*, L. Black, D. Chidambarrao*, A. Domenicucci*, X. Wang*, S.H. Ku*, Y. Wang*, H.V. Meer, B. Kim*, H. Nayfeh*, S.D. Kim*, K. Tabakman*, R. Pal, K. Nummy*, B. Grene*, P. Fisher, J. Liu*, Q. Liang*, J. Holt*, S. Nrasimha*, Z. Luo*, H. Utomo*, X. Chen*, D. Park*, C.Y. Sung*, R. Wachnik*, G. Freeman*, D. Schepis*, E. Maciejewski*, M. Khare*, E. Leobandung*, S. Luning, P. Agnello*, AMD, *IBM Systems and Technology Group 1032

11:50 a.m.
11.8 45nm SOI CMOS Technology with 3X Hole Mobility Enhancement and Asymmetric Transistor for High Performance CPU Application, S.K.H. Fung, H.C. Lo, C.F. Cheng, W.Y. Lu, K.C. Wu, K H. Chen, D. H. Lee, Y.H. Liu, I.L. Wu, C.T. Li, C.H. Wu, F.L. Hisao, T. L. Chen, W.Y. Lien, C.H. Huang, P.W. Wang, Y.H. Chiu, L.T. Lin, K.Y. Chen, H.J. Tao, H.C. Tuan, Y.J. Mii, Y.C. Sun, TSMC 1035

Session 26: Quantum, Power, and Compound Semiconductor Devices - Ultra High Speed SiGe and InP-Based HBTs
Wednesday, December 12, 9:00 a.m.
International Ballroom West

11:35 a.m.
26.7 **Ferrite-Patially-Filled On-Chip RF Inductor Fabricated Using Low-Temperature Nano-Powder-Mixed-Photoresist Filling Technique for Standard CMOS**, C. Yang, F. Liu, T.-L. Ren, L.-T. Liu, G. Chen*, X.-K. Guan*, A. Wang**, Z.-X. Yue, Tsinghua University, *Illinois Institute of Technology, **University of California 1038

Session 34: CMOS Devices – Advanced Device Structures
Wednesday, December 12, 1:30 p.m.
International Ballroom Center

4:05 p.m.
34.7 High Performance 60nm Gate Length Germanium p-MOSFETs with Ni Germanide Metal Source/Drain, Y. Yamashita, M. Harada, N. Taoka*, K. Ikeda, K. Suzuki, O. Kiso*, N. Sugiyama, S.-I. Takagi*, MIRAI-ASET, *MIRAI-AIST 1041