## 2007 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip

Dallas, TX 15-16 November 2007



**IEEE Catalog Number: ISBN 10:** 

**ISBN 13:** 

CFP07505-PRT 1-4244-1679-5 978-1-4244-1679-0





## **Table of Contents**

## Keynote and Tutorials

Si Technology Roadmap for Ubiquitous Computing, Sensing, and Perception Dennis Buss	1
Making Better Use of Time in Mixed-Signal Circuits Michael Perrott	9
Low Power Reconfigurable Analog-to-Digital Converters Kush Gulati	17
Verification of Complex Analog Integrated Circuits  Ken Kundert	25
Towards Efficient Spectrum Sharing Bora Nikolic	33
Presentations	
Linearization of Highly-Efficient Monolithic Class E SiGe Power Amplifiers with Envelope-Tracking (ET)  Donald Y.C. Lie, J.D. Popp, F. Wang, D. Kimball, and L.E. Larson	39
Digital FIR Filter Optimization Using Toggle-Based Power Estimation Tools Albina Cristian, Günther Hackl	43
Analysis of Third-order Intermodulation in Receiver Down-converter with Multiband Feedback Junghwan Han, Ranjit Gharpurey	47
Enhancement of Coexistence Performance in a DRP Based Multi-Radio Environment of a Mobile Phone Yossi Tsfati, Oren Eliezer, Ran Katz, Yaniv Tzoref, Ofer Friedman	51
Waveform Analysis and Delay Prediction in Simultaneously Switching CMOS Gate Driven Inductively and Capacitively Coupled On-Chip Interconnects  B.K. Kaushik, S. Sarkar, R.P. Agarwal, R.C. Joshi	55
Design of a Multi-Context FPVLSI based on an Asynchronous Bit-Serial Architecture Waidyasooriya Hasitha Muthumala, Masanori Hariyama, Michitaka Kameyama	59
A Practical Step Forward Toward Software-Defined Radio Transmitters Essam Atalla, Imran Bashir, Poras Balsara, Kamran Kiasaleh, Robert Bogdan Staszewski	63
Dual-Threshold Voltage Technique for Asynchronous PCFB Linear-Pipelines Behnam Ghavami, Hossein Pedram	67

## **Posters**

Albina Cristian, Günther Hackl	71
"Flying-Adder" PLL Based Synchronization Mechanism for Data Packet Transport Liming Xiu, Steve Clynes, Srikanth Gurrapu, Towfique Haider, Feng Ying, Wahed Mohammed	75
System-On-Chip Power Consumption Refinement and Analysis David Feinstein, Mitch Thornton, Fatih Kocan	81
A High-Performance Multi-Match Priority Encoder for TCAM-Based Packet Classifiers Mehrdad Nourani, Faezipour Miad	85
An Efficient Implementation of Scalable Architecture for Discrete Wavelet Transform on FPGA Hassan,RABAH, Michael Guarisco, Xun Zhang, Serge Weber	89
A New Fast Slew Buffering Algorithm without Input Slew Assumptions Shiyan Hu, Jiang Hu	93
Closed Form Equations for Inter-Modulation Distortion Parameters in WCDMA Receiver Validated Through Measurements  Mohammed Saif Khan, Naveen K. Yanduru	97
A CMOS Wideband LNA Using Multiple Phase Matched Frequency Staggered Resonators Diptendu Ghosh, Ranjit Gharpurey	101
A Technique to Extend Tuning Range of High Frequency Quadrature VCO Diptendu Ghosh, Ranjit Gharpurey	105
Top-Down Simulation Methodology of a Mixed-Signal Read Channel Using Standard VHDL Robert Staszewski	109
Modeling of an Electronic Noise and Media in a Magnetic Recording Read Channel Using VHDL Robert Staszewski	113
PID-Controlled PLL for Fast Frequency-Hopped Systems Nil Tarim, Hayri Uyanik	117
Optimum Designing of the Cascaded Digital Filters in Wide-band Wireless Transmitters Using Genetic Algorithm Viral Parikh, Sankalp Modi, Poras Balsara	121
A 400MHz-2.4Ghz Radiation-Tolerant Self-Biased Phase-Locked Loop P. Zhu, P. Gui, W. Chen, A. Xiang, D. Gong, T. Liu, Y. Fan, H. Huang, M. Morgan	125
A Speed- and Accuracy-Enhanced On-Chip Current Sensor with Local Shunt Feedback Hoi Lee, Mengmeng Du	129