

2007 IEEE Asian Solid-State Circuits Conference

**Jeju City, Korea
12-14 November 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07SSC-PRT
1-4244-1359-1
978-1-4244-1359-1



Table of Contents



Plenary Session 1

Plenary 1	Strategic Considerations for Digital-TV System-on-Chip Products Heegook Lee (LG Electronics Inc., Korea)	1
Plenary 2	Analog Design Challenges in Nanometer CMOS Technologies Willy Sansen (Katholieke Univ. Leuven, Belgium)	5

Industry Session 1

Local FC Trend & Computing Circuits

Industry1-1	Where is Korea's Fabless Semiconductor Industry Headed? James Hwang (IT-SoC Association, Korea)	10
Industry1-2	Penryn: 45-nm Next Generation Intel® Core™ 2 Processor Varghese George, Sanjeev Jahagirdar, Chao Tong, Ken Smits, Satish Damaraju, Scott Siers, Ves Naydenov, Tanveer Khondker, Sanjib Sarkar, and Puneet Singh (Intel Corp., USA)	14
Industry1-3	Design of a 90nm 4-CPU 4320MIPS SoC with Individually Managed Frequency and 2.4GB/s Multi-master On-chip Interconnect Osamu Nishii, Itaru Nonomura, Yutaka Yoshida, Kiyoshi Hayase, Shin'ichi Shibahara (Renesas Tech. Corp., Japan), Yoshitaka Tsujimoto, Masashi Takada (Hitachi Ltd., Japan), and Toshihiro Hattori (Renesas Tech. Corp., Japan)	18
Industry1-4	UltraSPARC T2: A Highly Threaded Power Efficient SPARC SOC Manish Shah, Jama Barreh, Jeff Brooks, Robert Golla, Gregory Grohoski, Nils Gura, Rick Hetherington, Paul Jordan, Mark Luttrell, Christopher Olson, Bikram Saha, Denis Sheahan, Lawrence Spracklen, and Aaron Wynn (Sun Microsystems, USA)	22

Industry Session 2

Storage & High Speed Interface

Industry2-1	SSC™ - A New Generation of Smart Controller for Mobile Storage Yanhui Yang, Muhua Han, Sudong Yu, and Shaojun Wei (Phoenix Microelectronics, China)	26
Industry2-2	A PCI-Express Gen2 Transceiver with Adaptive 2-Tap DFE for Up to 12-meter External Cabling Tse-Hsien Yeh, Wei-Yu Wang, Wen-Liang Wang, Yu-Hong Lin, Ying-Lien Cheng, Tsung-Hsin Chou, and Jyhfang Lin (VIA Technologies, Inc., Taiwan)	30
Industry2-3	A Low Power and Highly Reliable 400Mbps Mobile DDR SDRAM with On-chip Distributed ECC Saeng-Hwan Kim, Won-Oh Lee, Jung-Ho Kim, Seong-Seop Lee, Sun-Young Hwang, Chang-Il Kim, Tae-Woo Kwon, Bong-Seok Han, Sung-Kwon Cho, Dae-Hui Kim, Jae-Keun Hong, Min-Yung Lee, Sung-Wook Yin, Hyeon-Gon Kim, Jin-Hong Ahn, Yong-Tark Kim, Yo-Hwan Koh, and Joong-Sik Kih (Hynix Semiconductor Inc., Korea)	34
Industry2-4	Value Creation in SOC/MCU Applications by Embedded Non-Volatile Memory Evolutions Masahiro Hatanaka and Hideto Hidaka (Renesas Tech. Corp., Japan)	38

Session 1

Power Efficient Circuits and Systems

1-1	Performance and Power Evaluation of SH-X3 Multicore System Masashi Takada (Hitachi Ltd., Japan), Shinichi Shibahara, Kiyoshi Hayase, Tatsuya Kamei, Yutaka Yoshida (Renesas Tech. Corp., Japan), Kiwamu Takada (Hitachi ULSI Systems Co. Ltd., Japan), Naohiko Irie (Hitachi Ltd., Japan), Osamu Nishii, and Toshihiro Hat	43
1-2	Implementation of Memory-Centric NoC for 81.6 GOPS Object Recognition Processor Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seungjin Lee, and Hoi-Jun Yoo (KAIST, Korea)	47
1-3	Low Hardware Complexity Key Equation Solver Chip for Reed-Solomon Decoders Jaehyun Baek and Myung H. Sunwoo (Ajou Univ., Korea)	51
1-4	An Ultra Low Power IC for a mm ³ -sized Autonomous Microrobot R. Casanova, A. Dieguez, A. Sanuy, A. Arbat, O. Alonso, J. Canals, and J. Samitier (Univ. of Barcelona, Spain)	55
1-5	Bitwise Competition Logic for Compact Digital Comparator Joo-Young Kim and Hoi-Jun Yoo (KAIST, Korea)	59

Session 2

Clock & Frequency Generation

2-1	A Uniform Bandwidth PLL Using a Continuously Tunable Single-Input Dual-Path LC VCO for 5Gb/s PCI Express Gen2 Application Woogeun Rhee, Herschel Ainspan, Daniel J. Friedman, Todd Rasmus, Stacy Garvin, and Clay Cranford (IBM, USA)	63
2-2	A 480-MHz to 1-GHz Sub-picosecond Clock Generator with a Fast and Accurate Automatic Frequency Calibration in 0.13- μ m CMOS Joonhee Lee (KAIST, Korea), Kyunglok Kim (Stanford Univ., USA), Junghyup Lee, Taekwang Jang, and SeongHwan Cho (KAIST, Korea)	67
2-3	Bi-directional AC Coupled Interface with Adaptive Spread Spectrum Clock Generator Yoshihide Komatsu, Tsuyoshi Ebuchi, Takashi Hirata, and Takefumi Yoshikawa (Panasonic Corp., Japan)	71
2-4	A 3-10 GHz Full-Band Single VCO Agile Switching Frequency Generator for MB-OFDM UWB Chao-Shiun Wang, Wei-Chang Li, Chong-Kuang Wang (Nat'l Taiwan Univ., Taiwan), Horng-Yuan Shih (Nat'l Chiao Tung Univ., Taiwan), and Tzu-Yi Yang (Industrial Tech. Research Inst., Taiwan)	75
2-5	A 6.1-mW Dual-Loop Digital DLL with 4.6-ps RMS Jitter using Window-Based Phase Detector Paritosh Bhoraskar and Yun Chiu (UIUC, USA)	79
2-6	A 7mA-1.8V, 2MHz GFSK Analog Demodulator with 1Mbps Data Rate Jinke Yao, Baoyong Chi, and Zhihua Wang (Tsinghua Univ., China)	83

Session 3

High Performance Amplifiers and Varactor-Less VCO

3-1	A Linearization Technique for RF Receiver Front-End Using Second-Order-Intermodulation Injection Shuzuo Lou and Howard C. Luong (Hong Kong Univ. of Science & Tech., Hong Kong)	87
3-2	A CMOS Wide-Band Low-Noise Amplifier with Balun-Based Noise-Canceling Technique Youchun Liao, Zhangwen Tang, and Hao Min (Fudan Univ., China)	91
3-3	A Low-Power, 3-5-GHz CMOS UWB LNA Using Transformer Matching Technique Dong Hun Shin (UCSB, USA), Jaejin Park (Samsung Electronics, Korea), and C. Patrick Yue (UCSB, USA)	95
3-4	A 1.5dB NF, 5.8GHz CMOS Low-Noise Amplifier with On-Chip Matching J. S. Duster, S. S. Taylor (Intel Corp., USA), and J. H. C. Zhan (MediaTek Inc., Taiwan)	99
3-5	A CMOS Linear-in-dB High-Linearity Variable- Gain Amplifier for UWB Receivers Chan Tat Fu and Howard Luong (The Hong Kong Univ. of Science and Tech., Hong Kong)	103

3-6	A 0.18- μ m CMOS 16-GHz Varactorless LC-VCO with 1.2-GHz Tuning Range Chih-Hsiang Chang and Ching-Yuan Yang (Nat'l Chung-Hsing Univ., Taiwan)	107
3-7	A 2.5-3.2GHz GH3 Continuously-Tuned Varactor-Less LC-VCO with Differential Control Deyi Pi, Byung-Kwan Chun, and Payam Heydari (Univ. of California, Irvine, USA)	111

Session 4

Emerging Trends in Proximity Interface

4-1	Non-Contact 10% Efficient 36mW Power Delivery Using On-Chip Inductor in 0.18- μ m CMOS Yuan Yuxiang, Yoichi Yoshida, and Tadahi Kuroda (Keio Univ., Japan)	115
4-2	High Efficiency CMOS Rectifier Circuit with Self-Vth-Cancellation and Power Regulation Functions for UHF RFIDs Koji Kotani and Takashi Ito (Tohoku Univ., Japan)	119
4-3	A Fully Integrated Wireless Power Supply for Pinless Active RFID-devices in 130nm CMOS Christophe De Roover and Michiel Steyaert (Katholieke Universiteit Leuven, Belgium)	123
4-4	A 2Gb/s Bi-Directional Inter-Chip Data Transceiver with Differential Inductors for High Density Inductive Channel Array Yoichi Yoshida, Noriyuki Miura, and Tadahi Kuroda (Keio Univ., Japan)	127
4-5	Interference from Power/Signal Lines and to SRAM Circuits in 65nm CMOS Inductive-Coupling Link Kiichi Niitsu (Keio Univ., Japan), Kenichi Osada, Naohiko Irie (Hitachi, Japan), Hiroki Ishikuro, and Tadahi Kuroda (Keio Univ., Japan)	131
4-6	An EPC Gen 2 Compatible Passive/semi-active UHF RFID Transponder with Embedded FeRAM and Temperature Sensor Shiho Kim, Jung-Hyun Cho, Hyun-Sik Kim, Haksu Kim (Chungbuk Nat'l Univ., Korea), Hee-Bok Kang, and Suk-Kyung Hong (Hynix Semiconductor, Korea)	135

Plenary Session 2

Plenary 3	Recent Business Models and Technology Trends and Their Impact on the Semiconductor Industry Frank Wen (UMC, Taiwan)	139
Plenary 4	Convergence and Divergence in Parallel for the Ubiquitous Era Satoru Ito (Renesas Tech., Japan)	143

Session 5

Wireless & Wireline Communication

5-1	A 180-Mb/s to 3.2-Gb/s, Continuous-Rate, Fast-Locking CDR without Using External Reference Clock Moon-Sang Hwang, Sang-Yoon Lee, Jeong-Kyoum Kim, Suhwan Kim, and Deog-Kyoon Jeong (Seoul Nat'l Univ., Korea)	144
5-2	A 26.5-37.5 GHz Frequency Divider and a 73-GHz-BW CML Buffer in 0.13 μ m CMOS Jeong-Kyoum Kim, Jacha Kim, Sang-Yoon Lee, Suhwan Kim, and Deog-Kyoon Jeong (Seoul Nat'l Univ., Korea)	148
5-3	A Quad 1-10Gb/s Serial Transceiver in 90nm CMOS Han Bi, Yehui Sun, Kai Lei, Zixin Wu, Xinqing Chen, Song Gao, Junning Wang, Yongyi Wu, and Hui Wang (Integrated Device Tech., China)	152
5-4	A 2.5Gb/s ESD-Protected Dual-Channel Optical Transceiver Array Jungwon Han, Booyoung Choi (Ewha Womans Univ., Korea), Kangyeob Park, Won Seok Oh (KETI, Korea), and Sung Min Park (Ewha Womans Univ., Korea)	156
5-5	A Low-Power Current-Mode Transceiver with Simultaneous Data and Clock Transmission at 625Mb/s, 3 mW in 1.5 V for Mobile Applications Tetsuhiro Ogino (Kobe Univ., Japan), Takefumi Yoshikawa (Matsushita Electric Industrial Co., Ltd., Japan), and Makoto Nagata (Kobe Univ., Japan)	160

5-6	A Fully Integrated 2.4GHz Low IF CMOS Transceiver for 802.15.4 ZigBee Applications Yun Seong Eo, Hyun Jin Ryu (Kwangwoon Univ., Korea), Seong-Sik Song (KAIST, Korea), Young Joon Ko, and Jae Young Kim (ETRI, Korea)	164
5-7	A Low Power CMOS Transceiver for 915 MHz-Band IEEE 802.15.4 Standard T.-K. Nguyen, J. Kim, N.-S. Seong, N.-S. Kim (ETRI, Korea), V.-H. Le, Q.-H. Duong, S.-K. Han, and S.-G. Lee (ICU, Korea) ..	168
5-8	An NFC Transceiver with RF-powered RFID Transponder Mode Jung-Hyun Cho, Jikon Kim, Jae-Whan Kim, Kyungil Lee, Kwang-Duk Ahn, and Shiho Kim (Chungbuk Nat'l Univ., Korea)	172

Session 6

Multimedia Signal Processing

6-1	A Low Power and High Picture Quality H.264/MPEG-4 Video Codec IP for HD Mobile Applications Seiji Mochizuki, Tetsuya Shibayama, Masaru Hase, Fumitaka Izuhara, Kazushi Akie, Masaki Nobori, Ren Imaoka, Hiroshi Ueda, Kazuyuki Ishikawa, and Hiromi Watanabe (Renesas Tech. Corp., Japan)	176
6-2	A Multi Matrix-processor Core Architecture for Real-time Image Processing SoC Katsuya Mizumoto, Tetsushi Tanizaki, Soichi Kobayashi, Masami Nakajima, Takayuki Gyohten, Hiroyuki Yamasaki, Hideyuki Noda, Motoki Higashida, Yoshihiro Okuno, and Kazutami Arimoto (Renesas Tech. Corp., Japan)	180
6-3	A Novel Compression Method for Wireless Image Sensor Node Xinkai Chen, Hanjun Jiang, XiaoWen Li, and Zhihua Wang (Tsinghua Univ., China)	184
6-4	A VGA 30-fps Optical-Flow Processor Core Based on Pyramidal Lucas and Kanade Algorithm Hajime Ishihara, Masayuki Miyama, Yoshio Matsuda (Kanazawa Univ., Japan), Yuichiro Murachi, Yuki Fukuyama, Ryo Yamamoto, Junichi Miyakoshi, Hiroshi Kawaguchi, and Masahiko Yoshimoto (Kobe Univ., Japan)	188
6-5	1.8mW, Hybrid-Pipelined H.264/AVC Decoder for Mobile Devices Sangkwon Na, Woong Hwangbo, Jaemoon Kim, Seunghan Lee, and Chong-Min Kyung (KAIST, Korea)	192
6-6	A Novel Design of CAVLC Decoder with Low Power Consideration Tsung-Han Tsai and De-Lung Fang (Nat'l Central Univ., Taiwan)	196
6-7	An SoC Based HW/SW Co-Design Architecture for Multi-Standard Audio Decoding Dajiang Zhou, Peilin Liu, Ji Kong, Yunfei Zhang, Bin He (Shanghai Jiaotong Univ., China), and Ning Deng (Fujitsu R&D Centre Co., Ltd., China)	200

Session 7

Memory

7-1	A 512Mb 2-Channel Mobile DRAM (OneDRAM™) with Shared Memory Array Kyungwoo Nam, Jung-Sik Kim, Chi Sung Oh, Hangu Sohn, Dong Hyuk Lee, Changho Lee, Sooyoung Kim, Jong-Wook Park, Yongjun Kim, Mijo Kim, Jinkuk Kim, Hocheol Lee, Jinhyoung Kwon, Dong Il Seo, Young-Hyun Jun, and Kinam Kim (Samsung Electronics Co., Korea)	204
7-2	SCR-based ESD Protection for High Bandwidth DRAMs Myounggon Kang, Ki-Whan song, Hoeju Chung, Jinyoung Kim, Yeong-Taek Lee, and Changhyun Kim (Samsung Electronics, Korea)	208
7-3	A 65nm Pure CMOS One-time Programmable Memory Using a Two-Port Antifuse Cell Implemented in Matrix Structure Kensuke Matsufuji, Toshimasa Namekawa, Hiroaki Nakano, Hiroshi Ito, Osamu Wada, and Nobuaki Otsuka (Toshiba Corp., Japan)	212
7-4	A 250-MHz 1-Mbit Embedded MRAM Macro Using 2T1MTJ Cell with Bitline Separation and Half-Pitch Shift Architecture Noboru Sakimura, Tadahiko Sugibayashi, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, and Naoki Kasai (NEC Corp., Japan)	216
7-5	A 4-Mb MRAM Macro Comprising Shared Write-selection Transistor Cells and Using a Leakage-replication Read Scheme Ryusuke Nebashi, Noboru Sakimura, Tadahiko Sugibayashi, and Naoki Kasai (NEC Corp., Japan)	220

Session 8

High-Performance ADCs

8-1	A 0.05-mm ² 110- μ W Self-Calibrating Successive Approximation ADC Core in 0.18- μ m CMOS Yasuhide Kuramochi (Advantest Labs. Ltd., Japan), Akira Matsuzawa (Tokyo Inst. of Tech., Japan), and Masayuki Kawabata (Advantest Labs. Ltd., Japan)	224
8-2	A 8-bit 500-KS/s Low Power SAR ADC for Bio-Medical Applications You-Kuang Chang, Chao-Shiun Wang, and Chong-Kuang Wang (Nat'l Taiwan Univ., Taiwan)	228
8-3	An Adaptive $\Sigma\Delta$ Modulator for Multi-Standard Hand-held Wireless Devices Alonso Morgado, Rocio del Rio, and José M. de la Rosa (Univ. of Seville, Spain)	232
8-4	A 1V 10b 60MS/s Hybrid Opamp-Reset/Switched-RC Pipelined ADC Josh Carnes, Gil-Cho Ahn, and Un-Ku Moon (Oregon State Univ., USA)	236
8-5	A 1.8V 36-mW 11-bit 80MS/s Pipelined ADC Using Capacitor and Opamp Sharing Naga Sasidhar, Youn-Jae Kook (Oregon State Univ., USA), Seiji Takeuchi, Koichi Hamashita, Kaoru Takasuka (Asahi Kasei EMD Corp., Japan), Pavan Hanumolu, and Un-Ku Moon (Oregon State Univ., USA)	240

Session 9

Emerging Circuit Technologies and Sensing

9-1	A 0.026mm ² Capacitance-to-Digital Converter for Biotelemetry Applications Using a Charge Redistribution Technique Kota Tanaka, Yasuhide Kuramochi, Takashi Kurashina, Kenichi Okada, and Akira Matsuzawa (Tokyo Inst. of Tech., Japan) ..	244
9-2	Design and Implementation of Biomedical SoC for Implantable Cardioverter Defibrillators Kilhwan Kim, Unsun Cho, Yunho Jung, and Jaeseok Kim (Yonsei Univ., Korea)	248
9-3	A High Efficiency AC-DC Charge Pump Using Feedback Compensation Technique Xiao Wang, Bowei Jiang, Wen Yi Che, Na Yan, and Hao Min (Fudan Univ., China)	252
9-4	Microelectromechanical (MEM) Switch and Inverter for Digital IC Application Weon Wi Jang, O Deuk Kwon, Jeong Oen Lee, and Jun-Bo Yoon (KAIST, Korea)	256
9-5	A High S/N Ratio and High Full Well Capacity CMOS Image Sensor with Active Pixel Readout Feedback Operation Woonghee Lee, Nana Akahane (Tohoku Univ., Japan), Satoru Adachi, Koichi Mizobuchi (Texas Instruments Japan, Japan), and Shigetoshi Sugawa (Tohoku Univ., Japan)	260
9-6	40 Frames/sec 16x16 Temperature Probe Array using 90nm 1V CMOS for On-line Thermal Monitoring on VLSI Chip Masahiro Sasaki, Takuro Inoue, Makoto Ikeda, and Kunihiro Asada (The Univ. of Tokyo, Japan)	264
9-7	A Low-Power DCT Chip Utilizing Post-Fabrication Clock-Timing Adjustment with Area Reductions and Adjustment Speed Enhancements Shinji Furuichi, Yoshitaka Ueda, Atsushi Wada (Sanyo Electric Co., Ltd., Japan), Eiichi Takahashi, Masahiro Murakawa, Tatsuya SUSA, and Tetsuya Higuchi (AIST, Japan)	268

Session 10

Mixed-Signal Circuits for Communications

10-1	A 2.5V, 5mW UMTS and GSM Dual Mode Decimation Filter for Sigma Delta ADC Chi Zhang and Erwin Ofner (Carinthia Univ. of Applied Sciences, Austria)	272
10-2	An Anti-Harmonic, Programmable DLL-Based Frequency Multiplier for Dynamic Frequency Scaling Kyunghoon Chung, Jabeom Koo, Soo-Won Kim, and Chulwoo Kim (Korea Univ., Korea)	276
10-3	An Optimal Design of High Performance Interface Circuit with Acoustic Transducer Model Yu-Chun Hsu, Jen-Yi Chen (ITRIS, Taiwan), Tamal Mukherjee, and Gary K. Fedder (CMU, USA)	280

10-4	A High-Speed Low-Complexity Two-Parallel Radix-24 FFT/IFFT Processor for UWB Applications Hanho Lee and Minhyeok Shin (Inha Univ., Korea)	284
10-5	A 622Mb/s BPSK Demodulator with Mixed-mode Demodulation Scheme Duho Kim (Yonsei Univ., Korea), Young-Kwang Seo, Hyunchin Kim (Samsung Electronics Co., Ltd., Korea), and Woo-young Choi (Yonsei Univ., Korea)	288
10-6	A Low Power Baseband OFDM Receiver IC for Fixed WiMAX Communication Chi-Chie Chang, Chi-Hong Su, and Jen-Ming Wu (Nat'l Tsing Hua Univ., Taiwan)	292

Session 11

Clock & Frequency Generation

11-1	Backgate Bias Accelerator for 10ns-order Sleep-to-Active Modes Transition Time David Levacq, Makoto Takamiya, and Takayasu Sakurai (The Univ. of Tokyo, Japan)	296
11-2	A 0.67 μ W/MHz, 5ps Jitter, 4 Locking Cycles, 65nm ADDLL Jinn-Shyan Wang, Chun-Yuan Cheng, Yu-Chia Liu, and Yi-Ming Wang (Nat'l Chung-Cheng Univ., Taiwan)	300
11-3	Spread Spectrum Clock Generator Ping-Ying Wang and Shang-Ping Chen (Media Tek Inc., Taiwan)	304
11-4	A Low Spurious 14.4mW 1.8GHz CMOS FVC-Based Clock Generator for Portable SoC Processors Gil-Su Kim, Chulwoo Kim, and Soo-Won Kim (Korea Univ., Korea)	308
11-5	An All-Digital Reused-SAR Delay-Locked Loop with Adjustable Duty Cycle Wei-Ming Lin and Shen-Iuan Liu (Nat'l Taiwan Univ., Taiwan)	312
11-6	A 0.13 μ m Hardware-Efficient Probabilistic-Based Noise-Tolerant Circuit Design and Implementation with 24.5dB Noise-Immunity Improvement I-Chyn Wey, You-Gang Chen (Nat'l Taiwan Univ., Taiwan), Changhong Yu, Jie Chen (Univ. of Alberta, Canada), and An-Yeu (Andy) Wu (Nat'l Taiwan Univ., Taiwan)	316
11-7	A GHz-Digital Clock Jitters in Time and Frequency Daek D. Kim, Jonghae Kim, Choongyeun Cho (IBM, USA), and Daihyun Lim (MIT, USA)	320

Session 12

Frequency and Divider and Multiplier

12-1	A 0.55-V 25-GHz Transformer-Coupled Frequency Divider with Quadrature Outputs Cheng Shen and Howard C. Luong (The Hong Kong Univ. of Science & Tech., Hong Kong)	324
12-2	A 1V 1.7mW 25GHz Transformer-Feedback Divide-by-3 Frequency Divider with Quadrature Outputs Sujiang Rong and Howard C. Luong (The Hong Kong Univ. of Science and Tech., Hong Kong)	328
12-3	A 470- μ W Multi-Modulus Injection-Locked Frequency Divider with Division Ratio of 2, 3, 4, 5 and 6 in 0.13- μ m CMOS Joonhee Lee and SeongHwan Cho (KAIST, Korea)	332
12-4	4.8GHz CMOS Frequency Multiplier with Subharmonic Pulse-Injection Locking Kyoya Takano, Mizuki Motoyoshi, and Minoru Fujishima (The Univ. of Tokyo, Japan)	336
12-5	A 24-GHz Divide-by-4 Injection-Locked Frequency Divider in 0.13- μ m CMOS Technology Chung-Chun Chen, Chi-Hsueh Wang, Bo-Jr Huang, Hen-Wai Tsao, and Huei Wang (Nat'l Taiwan Univ., Taiwan)	340
12-6	A 66 GHz Divide-by-3 Injection-Locked Frequency Divider in 0.13- μ m CMOS Technology Chi-Hsueh Wang, Chung-Chun Chen, Ming-Fong Lei, Mei-Chen Chuang, and Huei Wang (Nat'l Taiwan Univ., Taiwan)	344

Session 13

High-Performance DACs and Power Management Circuits

13-1	A 130 nm CMOS 6-bit Full Nyquist 3GS/s DAC Pieter Palmers, Xu Wu, and Michiel Steyaert (K.U.Leuven, Belgium)	348
------	---	-----

13-2	A 10-Bit Binary-Weighted DAC with Digital Background LMS Calibration Ding-Lan Shen, Yuan-Chun Lai, and Tai-Cheng Lee (Nat'l Taiwan Univ., Taiwan)	352
13-3	A 14-bit 100-MS/s Digitally Calibrated Binary-Weighted Current-Steering CMOS DAC without Calibration ADC Yusuke Ikeda, Matthias Frey, and Akira Matsuzawa (Tokyo Inst. of Tech., Japan)	356
13-4	Dynamic Voltage and Frequency Scaling (DVFS) Scheme for Multi-Domains Power Management Jeabin Lee, Byeong-Gyu Nam, and Hoi-Jun Yoo (KAIST, Korea)	360
13-5	A Capacitor-Free Fast-Transient-Response LDO with Dual-Loop Controlled Paths Jiann-Jong Chen, Fong-Cheng Yang, Bao-Peng Lai, and Yuh-Shyan Hwang (Nat'l Taipei Univ. of Tech., Taiwan)	364
13-6	Offset-Compensated Operational Amplifier for Gray Voltage Generation of 262,144 Color QVGA LCD Driver IC Jong-Sun Kim and Won-Hyo Kim (TOMATO LSI Inc., Korea)	368

Session 14

Graphics and Reconfigurable Processing

14-1	A 195mW, 9.1MVertices/s Fully Programmable 3D Graphics Processor for Low Power Mobile Devices Jeong-Ho Woo, Ju-Ho Sohn, Hyejung Kim (KAIST, Korea), Jongcheol Jeong, Euljoo Jeong, Suk-Joong Lee (Corelogic, Inc., Korea), and Hoi-Jun Yoo (KAIST, Korea)	372
14-2	A 28.5mW 2.8GFLOPS Floating-Point Multifunction Unit for Handheld 3D Graphics Processors Byeong-Gyu Nam and Hoi-Jun Yoo (KAIST, Korea)	376
14-3	A Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture Masanori Hariyama, Shota Ishihara, Chang Chia Wei, and Michitaka Kameyama (Tohoku Univ., Japan)	380
14-4	MUCCRA Chips: Configurable Dynamically-Reconfigurable Processors Hideharu Amano, Yohei Hasegawa, Satoshi Tsutsumi, Takuro Nakamura, Takashi Nisimura, Vasutan Tanbunheng, Aepu Parimala, Toru Sano, and Masaru Kato (Keio Univ., Japan)	384
14-5	A Reconfigurable Microcomputer System with PA ³ (Programmable Autonomous Address-control-memory Architecture) Y. Kawamura (Renesas Tech. Corp., Japan)	388
14-6	Power Dissipation of the Network-On-Chip in a System-on-Chip for MPEG-4 Video Encoding Dragomir Milojevic (Univ. Libre de Bruxelles, Belgium), Luc Montperrus (Arteris S.A., France), and Diederik Verkest (IMEC, Belgium)	392

Session 15

Multi-Gigabit Receiver Techniques

15-1	A 3.125 Gbps CMOS Fully Integrated Optical Receiver with Adaptive Analog Equalizer Wei-Zen Chen, Shih-Hao Huang, Chuan-Chang Liu, Yang-Tung Haung (Nat'l Chiao Tung Univ., Taiwan), Chin-Fong Chiu, Wen-Hsu Chang, and Ying-Zong Juang (Nat'l Chip Implementation Center, Taiwan)	396
15-2	A 10Gb/s Burst-Mode Transimpedance Amplifier in 0.13 μ m CMOS Hong-Lin Chu and Shen-Iuan Liu (Nat'l Taiwan Univ., Taiwan)	400
15-3	A Passive Filter for 10-Gb/s Analog Equalizer in 0.18- μ m CMOS Technology Jian-Hao Lu, Chi-Lun Luo, and Shen-Iuan Liu (Nat'l Taiwan Univ., Taiwan)	404
15-4	A 1 GHz OTA-Based Low-Pass Filter with a Fast Automatic Tuning Scheme Tien-Yu Lo and Chung-Chih Hung (Nat'l Chiao Tung Univ., Taiwan)	408
15-5	An 18-mW Two-Stage CMOS Transimpedance Amplifier for 10 Gb/s Optical Application Chao-Yung Wang, Chao-Shiun Wang, and Chong-Kuang Wang (Nat'l Taiwan Univ., Taiwan)	412
15-6	10 GSamples/s, 4-bit, 1.2V, Design-for-Testability ADC and DAC in 0.13 μ m CMOS Technology Sheng-Chuan Liang, Ding-Jyun Huang, Chen-Kang Ho, and Hao-Chiao Hong (Nat'l Chiao Tung Univ., Taiwan)	416
15-7	A 3-Bit 20GS/s Interleaved Flash Analog-to-Digital Converter in SiGe Technology Yuan Yao, Xuefeng Yu, Dayu Yang, Foster Dai, J. David Irwin, and Richard C. Jaeger (Auburn Univ., USA)	420

Session 16

Oscillators and PLL

16-1	Fine and Wide Frequency Tuning Digital Controlled Oscillators Utilizing Capacitance Position Sensitivity in Distributed Resonators Win Chaivipas, Takashi Ito, Takashi Kurashina, Kenichi Okada, and Akira Matsuzawa (Tokyo Inst. of Tech., Japan)	424
16-2	A 3.3 GHz LC-Based Digitally Controlled Oscillator with 5kHz Frequency Resolution Jingcheng Zhuang, Qingjin Du, and Tad Kwasniewski (Carleton Univ., Canada)	428
16-3	A 9 GHz Dual-Mode Digitally Controlled Oscillator for GSM/UMTS Transceivers in 65 nm CMOS Y. Chen (Linz Center of Mechatronics, Austria), V. Neubauer (DICE GmbH, Austria), Y. Liu (Johannes Kepler Univ. Linz, Austria), U. Vollenbruch (Linz Center of Mechatronics, Austria), C. Wicpalek (Johannes Kepler Univ. Linz, Austria), T. Mayer, B. Neurauder, L. Maurer (DICE GmbH, Austria), and Z. Boos (Infineon Technologies, Germany)	432
16-4	A 0.8-V CMOS Quadrature LC VCO Using Capacitive Coupling Chan Tat Fu and Howard C. Luong (The Hong Kong Univ. of Science and Tech., Hong Kong)	436
16-5	A Wideband Fractional-N Frequency Synthesizer with Linearized Coarse-Tuned VCO for UHF/VHF Mobile Broadcasting Tuners Jaewook Shin, Jongsik Kim, Seungsoo Kim (Kwangwoon Univ., Korea), Jeongki Choi, Namheung Kim (Samsung Electro-Mechanics Co., Korea), Yun Seong Eo, and Hyunchol Shin (Kwangwoon Univ., Korea)	440

Session 17

Analog Techniques

17-1	A 100kHz - 20MHz Reconfigurable Nauta gm-C Biquad Low-Pass Filter in 0.13 μ m CMOS Pieter Crombez, Jan Craninckx (IMEC, Belgium), and Michiel Steyaert (K.U.Leuven, Belgium)	444
17-2	An Infinite Phase Shift Delay-Locked Loop with Voltage-Controlled Sawtooth Delay Line Chao-Chyun Chen and Shen-Iuan Liu (Nat'l Taiwan Univ., Taiwan)	448
17-3	A 500-MHz $\Sigma\Delta$ Phase-Interpolation Direct Digital Synthesizer Thomas Finatou, Ivan Miro-Panades, Fabrice Boissieres (STMicroelectronics, France), Jean-Baptiste Begueret, Yann Deval (Univ. of Bordeaux, France), Didier Belot, and Franck Badets (STMicroelectronics, France)	452
17-4	A 5.5-GHz 16-mW Fast-Locking Frequency Synthesizer in 0.18- μ m CMOS Wei-Hao Chiu, Tai-Shun Chan, and Tsung-Hsien Lin (Nat'l Taiwan Univ., Taiwan)	456
17-5	A Low Power Wide Range Duty Cycle Corrector Based on Pulse Shrinking/Stretching Mechanism Poki Chen, Shi-Wei Chen, and Juan-Shan Lai (Nat'l Taiwan Univ. of Sci. & Tech., Taiwan)	460
17-6	A Novel Ultra Low Power Temperature Sensor for UHF RFID Tag Chip Zhou Shenghua and Wu Nanjian (Chinese Academy of Sciences, China)	464
Author Index		468
Panel Discussion		475
Committee Members		477
Sponsors		481