

2007 International Symposium on Integrated Circuits

**Singapore
26-28 September 2007**

Pages 1-304



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP0776B-PRT
1-4244-0796-6
978-1-4244-0796-5

Table of Contents

A Multiplicative Inverse Algorithm Based on Modulo (2p - 1) Signed-Digit Arithmetic for Residue to Weighted Number Conversion	1
<i>Shugang Wei</i>	
Investigating Different Circuit Styles for Digital Circuits Using Organic Transistors	5
<i>B. Zamanlooy, A. Ayatollahi, S. Fakhraie and M. Chahardori</i>	
A VLSI Implementation of A Digital Hybrid-LNS Neuron.....	9
<i>Peter Lee</i>	
Low-Power Multiplier Designs Using Dual Supply Voltage Technique	13
<i>B. Supmonchai and P. Chunak</i>	
Design of An Extended Floating-Point Multiply-Add-Fused Unit for Exploiting Intruction-Level Parallelism	17
<i>Zhaolin Li and Gongqiong Li</i>	
A Low-Power Multiplier Using Adiabatic Cpl Circuits	21
<i>Ling Wing, Jianping Hu and Jing Dai</i>	
An Iteration Approach for Optimization of Base Doping Profile in Si BJT's.....	25
<i>Gagan Khanduri and B.S. Panwar</i>	
Design a KL-Band Power Divider Using EC-ANN Models for BGCPW Discontinuities	29
<i>Hu Jiang and Xu Ruimin</i>	
Three Dimensional (3D) N-Gate MOSFET	33
<i>A.L. Theng, W.L. Goh, Y.T. Chan, K.M. Tee, L. Chan and C.M. Ng</i>	
Effect of Charge Bump on Series Resistance and Dynamic Performance of 4H-Sic Ka-Band IMPATT Oscillator	37
<i>Moumita Mukherjee, Nilratan Mazumder and Arindam Dasgupta</i>	
Effect of Base Width and Implantation Dose on Performance of 3-Terminal Magnetotransistor	41
<i>Jaroenmit Woradet, Toempong Phetchakul, Sompong Chareankid, Weera Pengchan, Nipapan Klunngien, Charndet Hruanun and Amporn Poyai</i>	
Improvment of Self-Heating Effects in Nonoscale Multi-Substrate Contact Field-Effect Transistors	45
<i>Yi-Chuen Eng and Jyi-Tsong Lin</i>	
A Class-AB CMOS Variable Gain Amplifier for Low-Voltage Applications	49
<i>Phanumas Khumsat, Siraporn Sakphrom and Apinunt Thanachanyamont</i>	
Integrated Variable Gain Amplifier and Active RC Ladder Filters.....	53
<i>Rendra Sindunta and Pradeep B. Khannur</i>	
A 130 Nm Implementation of Analog Variable Block-Size Motion Estimation Cell	57
<i>Joona Marku, Lauri Kos and Ari Paasio</i>	
Design of Area-Efficient, Low-Quiescent-Current Ldos for Chip-Level Power Management.....	61
<i>Tsz Yin Man, Phillil K. T. Mok and Mansun Chan</i>	

Temperature-Insensitive, Current Conveyor-Based Floating Simulator Topology	65
<i>Montree Siripruchyanun, Matheepot Phattanasak and Winai Jaikla</i>	
A 1.8 V, 2.5 Gbps Burst Mode Optical Receiver with Feedforward Created Reset For EPON System.....	69
<i>Duan Lian and Siek Liter</i>	
Low Power Techniques For a Mixed-Signal Circuit	73
<i>Faizal Khalek, Zubaida Yusoff and Mohd-Shahiman Sulaiman</i>	
A 18 Um CMOS Multirate Filter Bank ASIC for Biomedical Applications	77
<i>Phyu Myit Wai, Yuanjin Zheng and Bin Zhao</i>	
A Low-Cost 256-Point FFT Processor for Portable Speech and Audio Applications	81
<i>Chao Wang, Woon-Seng Gan, Ching Chuen Jong and Jianwen Lou</i>	
A Review of Design Methods for Digital Modulators.....	85
<i>Victor Adrian, Bah-Hwee Gwee and Joseph S. Chang</i>	
Zero Static Power Fuse Circuit	89
<i>Ma Fan Yung</i>	
A Direct Digital Frequency Synthesizer with CMOS OTP ROM	92
<i>Chin-chun Huang, Guo-Lin Jhuang and Chua-Chin Wang</i>	
5 Ghz 1.4 Db NF CMOS LNA Integrated in 130 Nm High Resistivity SOI Technology	96
<i>F. Giancesello, D. Gloria, C. Raynaud and S. Boret</i>	
0.18um CMOS Low Noise Amplifier for 3-5ghz Ultra-Wideband System.....	100
<i>Siti Maisurah, Wong Sew kin, Fabian King and See Jin Hui</i>	
A Wide Range CMOS Tunable Receiver for Cordless Telephone Applications.....	104
<i>O. Pettersson, B. Bokinge, C. Grewling, S. Van Waasen, W. Einerman, A. Emericks, R. Engberg, C. Hedenas, H. Hellberg, M. Hjelm, S. Irmscher, T. Johansson, A-M. Lann, M. Lewis and B. Li</i>	
Two Stage Integrated Class-F Rf Power Amplifier	108
<i>Huang Min Zhe, Abu Khari Bin A'ain and Albert Victor Kordesch</i>	
Design of Driver Amplifiers for 2.4ghz Low Power Short-Range Transceiver.....	111
<i>J. Gu, K. S. Yeo, M. A. Do, C. C. Boon and J. Xie</i>	
Novel 10-T Full Adders Realized By GDI Structure	115
<i>Po-Ming Lee, Chia-Hao Hsu, and Yun-Hsiun Hung</i>	
Realization of Plus-Type Cccis Based Voltage Mode Universal Filter	119
<i>Sajal K. Paul, Neeta Pandey and S.B. Jain</i>	
Low-Voltage Current Difference Buffered Amplifier Using Only NMOS Transistors.....	123
<i>Teerasilapa Dumawipata, Worapong Tangsrirat and Wanlop Surakamponorn</i>	
Optimization of Ge-Dose and Doping in Base of SiGe HBTs	127
<i>Gagan Khanduri and B.S. Panwar</i>	

Effect of Variable Mgo Doping on Structural, Electrical and Thermal Properties of PZT PB[Zr_{0.7} Ti_{0.3}] O₃ Nano Ceramics Derived By Sol-Gel Technology, to be used as Dielectric Material for Temperature Sensitive Variable Capacitors.....	131
<i>Roy Kushal</i>	
Gate Leakage Analysis of Nano-Mosfets Using Ensemble Full Band Monte Carl with Quantum Correction	135
<i>Karen R.S, Ken K.F.Chang and Ping Bai</i>	
Analysis Linear Active Networks By Use of Structural Controllability Condition Over F(z).....	139
<i>Xiao-Yu Feng, Fei Wang and Kai-Shenh Lu</i>	
Simulation and Analysis of Fully Depleted Strained-Si SOI MOSFET	143
<i>Liu Jing, Gao Yong and Huang Yuan-yuan</i>	
Analysis and Characterization of P-N Junctions Fabricated by Low-Power Focused Ion Beam	146
<i>Peerasak Chantngarm</i>	
A Study of High Speed Implementation for System on Chip on 2 Layers Printed Circuit Board	150
<i>Goh Ban Hok</i>	
Interfacing Cores and Routers in Network-On-Chip Using GALS	154
<i>Santanu Kundu and Satanu Chattopadhyay</i>	
Maintainable Embedded System Design to Accomodate Incremental Change	158
<i>Waseem Ahmed and Douglas Myers</i>	
Dynamic Convergence of LMS Algorithym Using New Step Size.....	162
<i>J.B. Gunrung, A.K. Khargekar and P.G. Kumaraveh</i>	
"NetPhone"-Reintegrating the Net Phone	164
<i>V. Bharath Kumar and Deepak Subramanian</i>	
A Methodology for Resistance Extraction and Current Density Profiling of Lateral Power MOSFETs.....	168
<i>Samrat Ray, Baidurya Chatterjee and Amit Patra</i>	
Partition-Based Routing Tree Algorithym with Obstacles	172
<i>Hsin-Hsiung Huangm Yu-Chen Lin, Hui-yu Huang and Tsai Ming Hsieh</i>	
A Simple Methodology of Designing Asynchronous Circuits Using Commercial IC Design Tools and Standard Library Cells	176
<i>Kwen-Siong Chong, Bah-Hwee Gwee and Joseph S. Chang</i>	
FPGA Based Run Time Reconfigurable Gas Discrimination System.....	180
<i>M. Shi, S. Chandrasekaran, A. Bermak and A. Amira</i>	
A 2.5Gbps Burst Mode Laser Diode Driver in 0.18 Um CMOS Technology	184
<i>Chun Kiat Chua and Aruna B. Ajikuttira</i>	
VLSI Architectures for Lifting-Based Discrets Wavlet Packet Transform	188
<i>Chao, Wang, Woon-Seng Gan, Xiaomeng Shi and Kiat-Seng Yeo</i>	

Characterization of on-Wafer Vias for CMOS RFICs.....	192
<i>Xiaomeng Shi, Kiat Seng Yeo, Manh Anh Do and Chirm Chye Boon</i>	
Select Asynchronous Design Styles in Application-Driven Operating System-Less Embedded Processors	196
<i>Diparanyan Guha and Thambipillai Srikanthan</i>	
A Chopper Stabilized Pre-Amplifier for Biomedical Signal Acquisition	200
<i>Grani A. Hanasusanto and Yuanjin Zheng</i>	
New Conditional Sampling Sense-Amplifier-Based Flip-Flop for High-Performance and Low-Power Application	204
<i>Yeo Kiat Seng, Goh Wang Ling, Lim Hoe Gee and Zhang Wenle</i>	
A Novel Static Dual Edge-Trigger Flop for High Frequency Low-Power Application.....	208
<i>Goh wang Ling, Yeo Kiat Seng, Zhang Wenzle and Lim Hoe Gee</i>	
Low-Power Low-Voltage Digital System for Wireless Heart Rate Monitoring Application	212
<i>Darwin S. David, Pradeep K. Gopalakrishnan and T. Hui Teo</i>	
Ultra Low-Power Low-Voltage Integrated Preamplifier Using Class-AB Op-Amp for Biomedical Sensor Application.....	216
<i>Ade Putra, T. Hui Teo and S. Rajinder</i>	
Energy-Efficient Input Buffer Design Using Data-Transition Oriented Model.....	220
<i>Jun Wang, Kun Huang, Ge Zhang, Weiwu Hu and Feng Zhang</i>	
Programmable Montgomery Modular Multiplier for Trinomial Reduction Polynomials in GF(2^m)	224
<i>Ravi Kumar Satzoda, Huy Nguyen Quang and Chip-Hong Chang</i>	
A VQ Algorythm Based on Novel Codebook and VLSI Architecture	228
<i>Wang Dong-fang, Liao Yu-min, Yu Ning-mei</i>	
Media Instruction Design for RISC3200	232
<i>Yingbiao Yao, Jianwu Zhang, Bin Wang, Peng Lui and Quindong Yao</i>	
CABAC HW Encoder with RDO Context Management and MBIST Capability	236
<i>X.H. Tian, T. M. Le, H. C. Teo, B.L. Ho and Y.Lian</i>	
A VLSI Architecture Fot Video Coding Based on PDVQ.....	240
<i>Liao Yu-min, Yu Ning-Mei and Wang Dong-fang</i>	
A Review of Blood Gas Sensors And a Proposed Portable Solution	244
<i>N. Joglekar, J. Chandran, R. Veljanovski, A. Stojcevski, A. Zayegh and M. Dorairaj</i>	
Self-Aligned Block Oxide Process for bSPIFETs.....	248
<i>Jyi-Tsong Lin and Yi-Chuen Eng</i>	
Characterization of 90 Nm SOI SRAM Single Cell Failure By Nano Probing Technique and TCAD Simulation	252
<i>A. Prakash, Y. T. Kim, K. Uram, R. J. Finch, P. T. Coutu, M. A. Passaro, K. Davis, A. Lafond, G. May, M. Russel, M. Spinelli, B. Nehrer, H. M. Lam, M. Lei, S. Chiah, L. Y. Yang, C. F. Wang, P. Aggrawal, H. Y. Ye, T. Tjhie, H. P. Wang, N. Taraka, G. Chia, C. S. Cheng, P. N. Long, C. K. Leong, Y. M. Teo, G. Wong and S. Lian</i>	

A Two-Pass Diagnosis Method for Accurately Locating Logic Faults in VLSI Circuits	255
<i>Fazela Vohra, Ping Gui and Carl Zhou</i>	
Minimizing Cu Contamination Risk and Establishment of Control Limit for Floor Surface When Running Both Al and Cu In a Shared Production Line.....	259
<i>Hasmayati Abu Bakar, Zaiki Awang and Wan Ab Aziz Wan Razali</i>	
The Probabilistic Logic for Nanosize Circuits	263
<i>Xiaojun Lu, Xiaoyu Song and Jianping Li</i>	
Predicting Integrated Circuit Reliability From Wafer Farbrication Technology Reliability Data	267
<i>Cher Ming Tan and FeiFei He</i>	
Design of A High Performance Charge Pump Circuit for Low Voltage Phase-Locked Loops	271
<i>Yuan Sun, Liter Siek and Pengyu Song</i>	
Wide Bandwidth Transconductor with Current Mode Feedback	275
<i>H. Rytky, H. Rapakko and J. Kostamovaara</i>	
A Low-Voltage Sub-1V CMOS Bandgap with Modified Differential Pair	279
<i>Anurup Mitra and Junaid Yousuf</i>	
5th-Order Chebyshev Acitive-RC Complex Filter Employing Current Amplifiers.....	281
<i>Phanumas Khumsat and Apisak Worapishet</i>	
A Noble Track-And-Hold Amplifier with 10-B 120-MS/s.....	285
<i>Jong-Kug Seon, Kyung-Hoon Nam, Sung-Hee Kang, Kyu-Sung Bae and Jong-Bae Kim</i>	
Yield Predictive Model Characterization in Analog Circuit Design	289
<i>Sawal Hamid Md Ali, Peter R. Wilson and Andrew D. Brown</i>	
A 3.3-V 11.3 GHZ LC Oscillator in 0.35-Um Bicmos Technology	293
<i>Ziaowei Zhong, Jian-Guo Ma and Lei Han</i>	
Integrated High-Voltage Generators for Low-Power Bistable Display Drivers	297
<i>J. Doutrelaigne</i>	
A Pipelined Dynamic Reference A/D Converter.....	301
<i>Li Danping and Siek Liter</i>	
A Reconfigurable Continuous-Time Delta-Sigma Modulator for Dual-Mode Ultrasonic Application	305
<i>Pengyu Song, Kei-Tee Tiew, Yvonne Lam and Liang Mong Koh</i>	
A Low-Power Complex Active-RC Filter for Low-IF Receivers Using a New Class-AB Operational Amplifier	309
<i>A. Abrishamifar, R. Zanbaghi, S. Mehrmanesh and G. R. Lahiji</i>	
A Differential Output Delay Cell Based Ring VCO for Improved Jitter Performance	313
<i>Gautam Kumar Singh and H. S. Jamadagni</i>	
Application of Novel Cell Selection Method for PoRAM Sensing.....	317
<i>Jung-ha Kim, Seung-hyeok Choi and Sang-sun Lee</i>	

A Low-Power CAM with Fully Adiabatic Driving for Match-Lines and Search-Lines.....	321
<i>Jianping Hu, Sheng Zhang and Dong Zhou</i>	
An Effective Approach for Subthreshold and Gate Leakage Power Estimation of SRAM.....	325
<i>Feng Zhang, Ge Zhang, Yi Yang and Jun Wang</i>	
FPGA Implementation of Image Compression Using DPCM and FBAR.....	329
<i>Yan Wang, Shoushun Chen and Amine Bermak</i>	
A 0.18μm CMOS On-Chip Skin Detection Scheme Based on NPNP-Triple-Junction Structure.....	333
<i>Xiaojin Zhao, Shoushun Chen, Farid Boussaid and Amine Bermak</i>	
World's First 90nm CMOS Single-Chip Bluetooth and WLAN with Integrated RF.....	337
<i>P.B. Leong, D. Cheung, N. Kumar, L. Lin, S. Tan, H. Wang, S. Wang, S.K. Chan, G. Chien, T. Cho, Y.H. Song and L. Tse</i>	
A Low-Voltage Low -Power High Linear and Wide-Band Mixer.....	341
<i>Pan Renjing, Yeo Kiat Seng and Zheng Yuanjin</i>	
A 40-Mhz CMOS RSSI with Data Slicer.....	345
<i>Yen Ju The, Yeung Bun Choi and Wooi Gan Yeoh</i>	
Design of Tunable Polyphase Filter Using MOSFET.....	349
<i>Lee Khai Chian, Boon Chirn Chye, Yeo Kiat Seng, Do Manh Anh and M. Kumarasamy Raja</i>	
Capacitance Modeling of Multiconductor Lines in High Frequency Integrated Circuits	353
<i>Saswati Ghosh and Ajay Chakrabarty</i>	
Design and Simulation of Novel Architectures for Nanodevices	357
<i>G. Csaba, C. Erlen, M. Pra and P. Lugli</i>	
Emerging CMOS-Devices and Applications	361
<i>B. Fabel, T. Maul, L. Nowack, M. Sterkel and W. Hansch</i>	
Design of Ultra-Low-Power Arithmetic Structures in Adiabatic Logic	365
<i>Philip Teichmann, Jurgen Fischer, Florian R. Chouard and Doris Schmitt-Landsiedel</i>	
Statistical Timing Analysis Using Weibull Waveform Modeling	369
<i>Manuel Schmidt, Bing Li, Walter Schneider, Harald Kinzelbach and Ulf Schlichtmann</i>	
Accelerating Packet Buffering and Administration in Network Processors	373
<i>Daniel Llorente, Kimon Karras, Michael Meitinger, Holm Rauchfuss, Thomas Wild and Andreas Herkersdorf</i>	
A Top-Down Design Verification Based on Reuse Modular and Parametric Behavioral Modeling for Subranging Pipelined Analog-to-Digital Converter	378
<i>J. Wang, L. Siek, R. Filippi and K. A. Ng</i>	
1.2Gbps LVDS Interface.....	382
<i>Koh Chin Yeong, Ma Fan Yung, Koh TeePeng and Tan Hee Yeng</i>	
High Speed Ultra Wide Band Comparator in Deep Sub-Micron CMOS.....	386
<i>A. Mohan, A. Zayegh, A. Stojcevski and R. Veljanovski</i>	

A Clock System for High Speed and Low Power Parallel Link	390
<i>Yi Yang, Ge Zhang, Zhi Yuan Wang, Feng Zhang and Zhuo Gao</i>	
A Cyclic A/D Conversion Technique with Improved SFDR.....	394
<i>Chun-Hsien Kuo and Tai-Haur Kuo</i>	
Analysis and Design of A High Efficiency Boost DC-DC Converter Based on Pulse-Frequency Modulation.....	398
<i>Xin Liu, Shuxu Guo, Shuai Wang, Feng Xu, Guotong Du and Yuchun Chang</i>	
A Low Voltage, Low Ripple on Chip Hybrid DC-DC Converter.....	402
<i>Pradip Mandal and Kaushik Bhattacharyya</i>	
Proximity Effect of Neighbour Victim Lossy Interconnects On a Single Attcker and Vice Versa	406
<i>F. Ponchel, J.F. Legier, E. Paleczny, C. Seguinot and D. Deschacht</i>	
A Chaos-Modulated Ramp Generator IC for Flexible EMI Reduction in Voltage-Mode Controlled PWM Buck Converters.....	410
<i>Rupam Mukherjee, Amit Patra and Soumitro Banerjee</i>	
DC Power Supply Design for Broadband PLC Modem with Low Common-Mode EMI Coupling.....	414
<i>Lin Biao Wang, Kye Yak See, Ping Lam So, Teng Seng Pang and Manish Oswal</i>	
CMOS Dual-Wideband Low-Noise Amplifier in 3.1GHz-4.9GHz and 6.0GHz-10.3GHz for Ultra-Wideband Wireless Receiver.....	418
<i>Zhe-Yan Huang, Che-Cheng Huang, Chun-Chieh Chen and Chung-Chih Hung</i>	
A 1.8 GHz to 2.1 GHz 0.25 μm CMOS Wideband LNA For a Multi-Standard Mobile Receiver	422
<i>M. T. Mustaffa, A. Zayegh, R. Veljanovski and A. Stojcevski</i>	
Design of A Low Voltage Low-Phase-Noise Complementary CMOS VCO	426
<i>A. Jannesari and M. Kamarei</i>	
Analysis and Design of RC Polyphase Network for Quadrature Signal Generation In the 2.45GHz ISM Band	430
<i>J. Xie, M. A. Do, K. S. Yeo and C. C. Boon</i>	
Design of An Algorithmic State Machine Controlled, Field Programmable Gate Array Based 16-Bit Microprocessor.....	434
<i>Shirazy Md. Shorab Muslim and Zahir Uddin Ahmad</i>	
Synthesis of Finite State Machines for Low Static and Dynamic Power	437
<i>Saurabh Chaudhury Santanu Chattopadhyay and Krishna Teja S.</i>	
A Pseudo-Random Program Generator for Processor Functional Verification	441
<i>Yingbiao Yao, Jianwu Zhang, Bin Wang and Qingdong Yao</i>	
Analysis and Fast Estimation of Energy Consumption in Template Based QDI Asynchronous Circuits.....	445
<i>B. Ghavami, M. Mirza-Aghatabar, H. Pedram and S. Hessabi</i>	
Scan Architecture Modification with Test Vector Reordering for Test Power Reduction*	449
<i>Chandan Giri, Pradeep Kumar Choudhary and Santanu Chattopadhyay</i>	

First-Order Checking of w-Automata Using Mdgs	453
<i>Fang Wang</i>	
A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware	457
<i>Arash Ahmadi and Mark Zwolinski</i>	
The Design and Verification of FPGA CAD Toolset	461
<i>Huabing Zhou, Minghao Ni, Stanley Chen and Zhongli Liu</i>	
A System-On-Chip Dynamically Reconfigurable FPGA Platform for Matrix Inversion	465
<i>Luo Jianwen and Jong Ching Chuen</i>	
Packing LUT Clusters with Network Flow Programming	469
<i>Huabing Zhou, Minghao Ni, Stanley Chen and Zhongli Liu</i>	
Pulse Matched Filter Implementation for Reconfigurable Ultra-Wideband Receiver	473
<i>R. Naik, J. Singh and J. Devlin</i>	
Performance Enhanced Voltage Scaling in FPGAs.....	477
<i>S. Chandrasekaran, A. Amira, A. Bermak and M. Shi</i>	
A 0.9V 100nW Rail-To-Rail SAR ADC for Biomedical Applications.....	481
<i>Tan Kuo Hwi Roy and T. Hui Teo</i>	
A Low-Voltage Low-Power CMOS Weak Inversion Log Domain Auto Gain Control Module.....	485
<i>Dong Han and Yuamjin Zheng</i>	
A Low-Power Adiabatic Multiplier Based on Modified Booth Algorithm	489
<i>Jianping Hu, Ling Wang and Tiefeng Xu</i>	
Adiabatic Flip-Flops for Power-Down Applications	493
<i>Dong Zhou, Jianping Hu and Ling Wang</i>	
Implementation of Sigma Delta Modulator for Fractal-N Frequency Synthesis.....	497
<i>Yi Lian Tang, Jian Guo Ma and Fei Xiong</i>	
Digitally Controllable Variable-Gain Amplifiers in 0.18-μm CMOS Technology for μ-Power Applications	500
<i>Alper Cabuk, Aaron V. T. Do, Chirn Chye Boon, Kiat-Seng Yeo and Manh Anh Do</i>	
System-Level Modeling and Design Using SysML and SystemC	504
<i>Waseem Raslan and Ahmed Sameh</i>	
Cost-Efficient Partially-Parallel Irregular LDPC Decoder with Message Passing Schedule	508
<i>Xing Li, Yuta Abe, Kazunori Shimizu, Zhen Qiu, Takeshi Ikenaga and Satoshi Goto</i>	
Evaluation of Traffic Pattern Effect on Power Consumption in Mesh and Torus Network- on-Chips	512
<i>S. Koohi, M. Mirza-Aghatabar and S. Hessabi</i>	
A Fully Integrated PC-Architecture SoC for Industrial Control.....	516
<i>Wang Jing, Fan Xizoya, Zhang Shenbing, Zhang Meng and Wang Hai</i>	

Infrastructures for Education, Research and Industry in Miroelectronics - Recent Developments	520
<i>B. Courtois, K. Torki, S. Colin, H. Delori, S. Eyraud, J-F Paillotin, G. di Pendina and S. Dumont</i>	
Low Cost Approach for System on Chip.....	524
<i>GOH Ban Hok and Xu Bing Tao</i>	
A Fast Motion Estimation Algorithm for SAD Optimization in Sub-Pixel	528
<i>Dong-kyun Park, Hyo-moon Cho, Sang-bok Cho and Jong-hwa Lee</i>	
Cmp Model Based RC Extraction.....	532
<i>Hongmei Liao, Li Song, Nickhil Jakatdar and Riko Radojcic</i>	
Timing-Driven Steiner Tree Construction among the Obstacles	536
<i>Hsin-Hsiung Huang, Shu-Ping Chang, Yu-Cheng Lin and Tsai-Ming Hsieh</i>	
Resistance Estimation of Lateral Power Arrays Through Accurate Netlist Generation	540
<i>Syamantak Das, Shamik Sural, Amit Patra and Jyotirmoy Ghosh</i>	
RLC Interconnect Crosstalk Waveform Evaluation	544
<i>J.E. Lorival and D. Deschacht</i>	
A New Adaptive Mode-Switching Mechanism with Current-Mode CMOS DC-DC Converter.....	548
<i>Sau-Mou Wu, Chung-Lin Wu and Chia-Hsien Chang</i>	
Random Incrementing Data Weighted Averaging for Nyquist-rate Digital-to-Analog Converters	552
<i>Da-Huei Lee and Tai-Haur Kuo</i>	
Mixed-Voltage-Tolerant I/O Buffer Design	556
<i>Tzung-Je Lee, Tie-Yan Chang and Chua-Chin Wang</i>	
A Low Oversampling Ratio 11-Bit, 10.6-MHz Switched-Capacitor Delta-Sigma Modulator for Wideband Applications.....	560
<i>Y. Y. Du and Kei-Tee Tiew</i>	
A Low Power DDFS Design with Error Compensation Using a Nonlinear Digital-to-Analog Converter	564
<i>Jian-Ming Huang, Ching-Li Lee, Jian-Ting Chen and Chua-Chin Wang</i>	
A Design of Analog Multiplier and Divider Using Current Controlled Current Differencing Buffered Amplifiers.....	568
<i>Montree Siripruchyanun</i>	
Digitally Controlled Current Mode Universal Filter.....	572
<i>Sajal K. Paul, Neeta Pandey and S. B. Jain</i>	
A Current-Mode Alternative Topology for Realization of Universal Biquad Filter	576
<i>Winai Jaikla and Montree Siripruchyanun</i>	
An Improved Universal CMOS Current-Mode Analog Function Synthesizer	580
<i>Muhammad Taher Abuelmaatti and Nawal Mansour Al-Yahia</i>	

Cascadable Current-Controlled Current-Mode Multifunction Filter Using CDTAs	584
<i>Teerasilapa Dumawipata, Worapong Tangsritrat and Wanlop Surakampontrorn</i>	
CMOS Low-Noise Amplifier for 6-11 GHz MB-OFDM UWB Wireless Radio System	588
<i>Zhe-Yang Huang and Che-Cheng Huang</i>	
Low Phase Noise and Fast Locking PLL Frequency Synthesizer For a 915MHz ISM Band	592
<i>Seung-Hoon Kim and Sang-bock Cho</i>	
Design of GaAs HBT Power Amplifier for WCDMA Wireless Communication Systems	596
<i>M.S. Alam and G.A. Armstrong</i>	
A CMOS Low Noise Amplifier with RLC-Impedance Feedback for 3-5GHz Ultra-Wideband Wireless System	600
<i>Zhe-Yang Huang and Che-Cheng Huang</i>	
C-Less and R-less Low-Frequency ASK Demodulator for Wireless Implantable Devices	604
<i>Tzung-Je Lee, Ching-Li Lee, Chi-Chun Huang and Chua-Chin Wang</i>	