

**2007**

**9<sup>th</sup> Electronics Packaging Technology Conference**

**10 – 12 December 2007, Singapore**

**COPYRIGHT AND REPRINT PERMISSION:**

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

**Copyright © 2007 by The Institute of Electrical and Electronics Engineers**

Papers are printed as received from the authors.

All opinions expressed in the Proceedings are those of the authors and are not binding on the Institute of Electrical and Electronics Engineers, Inc.

**PRINTED IN SINGAPORE**

Additional copies may be ordered from:

**shop.ieee.org**

IEEE Catalog Number	07EX1831	Print Version
	07EX1831C	CD-ROM Version

Library of Congress Number	2007927420
----------------------------	------------

ISBN	1-4244-1324-9	Print Version
	1-4244-1323-0	CD-ROM Version

# Table of Contents

## Volume One

### Session A1 - Advanced Packaging I

- A1.1-1.2** Invited Paper - Advances in Embedded Chip Packaging  
C E Bauer, H J Neuhaus, \*R A Fillion  
TechLead Corporation, UNITED STATES  
\*General Electric, UNITED STATES
- A1.3** Fine Pitch Au-SnAgCu Joint-in-via Flip-Chip Packaging **1**  
T K Lee, \*S Y S Zhang, \*C C Wong, A C Tan  
Micron Semiconductor Asia Pte Ltd, SINGAPORE  
\*Nanyang Technological University, SINGAPORE
- A1.4** Flexible Wireless Wearable Sensor with Embedded Passive Components **8**  
R Vatanparast, K Hashizume, H Kitaura, E Mori  
Nokia Inc, UNITED STATES

### Session A2 - Modeling of Solder Joints

- A2.1** Low-cycle Fatigue of Ag-Based Solders Dependent on Alloying Composition and Thermal Cycle Conditions **14**  
R Dudek, W Faust, \*S Wiese, \*M Roellig, B Michel  
Fraunhofer IZM, GERMANY  
\*TU Dresden, GERMANY
- A2.2** Board-level Reliability of Package-on-Package Stacking Assemblies Subjected to Coupled Power and Thermal Cycling Tests **21**  
T H Wang, Y S Lai, C C Lee, C C Wang  
Advanced Semiconductor Engineering, Inc, TAIWAN
- A2.3** Reliability Assessment for Cu/Low-k Structure based on Bump Shear Modeling and Simulation Method **27**  
F X Che, W H Zhu, \*X W Zhang, \*T C Chai  
United Test and Assembly Center Ltd, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE
- A2.4** The 1st Level & 2nd Level Solder Joint Reliability Co-design for Larger Die Flip Chip Package **32**  
K Biswas, S G Liu, \*X W Zhang, \*T C Chai  
Ibiden Singapore Pte. Ltd, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE

### Session A3 - Advanced Interconnects I

- A3.1** Copper Deposition and Patterning for Glass Substrate Manufacture **37**  
X Y Cui, D Bhatt, D A Hutt, K Williams, P P Conway  
Loughborough University, UNITED KINGDOM
- A3.2** Failure Mechanisms of Dummy IGBT Assemblies Constructed using Liquid In-Sn/Nb System **43**  
J F Li, \*F Sarvar, \*D C Whalley, \*D A Hutt, M P Clode, S H Mannan  
King's College London, UNITED KINGDOM  
\*Loughborough University, UNITED KINGDOM
- A3.3** Ribbon Bonding – A Scalable Interconnect for Power QFN Packages **47**  
C Luechinger  
Orthodyne Electronics Corporation, UNITED STATES
- A3.4**  $\mu$ PILR™ Package-on-Package Technology: Development and Reliability Testing **55**  
V Solberg  
Tessera Inc, UNITED STATES

### Session A4 - Wire Bonding and Adhesive Materials

- A4.1** Wire Sweep Improvement Study for Fine Pitch Device **61**  
J M Liu, J Z Yao, G Wei, Y S Lu  
Freescale Semiconductor (China) Ltd, CHINA
- A4.2** The Improvement of Sweep Stiffness and Thermomechanical Properties of Wire Bonds for Pure Gold Wire with Dopant **66**  
H K Kung, H S Chen, J N Lee, Y P Sun  
Cheng Shiu University, TAIWAN
- A4.3** Theoretical Stress Calculation and Experimental Results of "NCF-type Compliantbumped COG" **71**  
M Y Chen, \*C C An, \*S M Chang, K S Kao, J Tsang, S S Yang, \*\*C Chen, \*\*C K Lin  
Taiwan TFT LCD Association, TAIWAN  
\*Industrial Technology Research Institute, TAIWAN  
\*\*National Chiao Tung University, TAIWAN
- A4.4** Effect of Support Tape on Package Delamination and Tape Adhesive Residue Study in Power QFN Assembly **75**  
X S Pang, X S S Xu, J Z Yao  
Freescale Semiconductor (China) Ltd, CHINA

### Session A5 - Reliability Tests

- A5.1** Accelerated Ageing and Solderability Test of Tin Plated Components **79**  
M Dittes, G Haubner  
Infineon Technologies AG, GERMANY

<b>A5.2</b>	Via to Via Isolation vs. Quality of Via Formation in Organic Substrates C Cohn, *H Kimbara TechSearch International Inc, UNITED STATES *Japan Circuit Industrial Co. Ltd, JAPAN	<b>86</b>
<b>A5.3</b>	Reliability Evaluation for Power Electronics Device using Electrical Thermal and Mechanical Analysis T Anzawa, Q Yu, T Shibutani, M Shiratori Yokohama National University, JAPAN	<b>94</b>
<b>A5.4</b>	Accelerated Moisture Sensitivity Test Methodology for Stacked-Die Molded Matrix Array Package B , B Xie, *X Q D Shi, **X J Fan Shanghai Jiao Tong University, CHINA *Applied Science & Technology Research Institute, CHINA **Lamar University, UNITED STATES	<b>100</b>

## Session B1 - Interconnect Metallurgy

<b>B1.1-1.2</b>	Invited Paper - Electromigration and Sn Whisker Growth in Flip Chip Pb-Free Solder Joints K N Tu University of California, Los Angeles, UNITED STATES	
<b>B1.3</b>	Identifications of Nanomechanical Properties of Cu-Sn Crystalline Phases Y S Lai, P F Yang, *S R Jian Advanced Semiconductor Engineering, Inc, TAIWAN *I-Shou University, TAIWAN	<b>105</b>

## Session B2 - Advanced Interconnects II

<b>B2.1</b>	Nanoparticle Enhanced Solders for High Temperature Environments R Ashayer, S H Mannan, S Sajjadi, M P Clode, M M Miodownik King's College London, UNITED KINGDOM	<b>109</b>
<b>B2.2</b>	Patterning Copper using Ink Jet Printing of Self Assembled Monolayers S J Ebbens, D A Hutt, C Q Liu Loughborough University, UNITED KINGDOM	<b>114</b>
<b>B2.3</b>	Lithography for Patterning inside Through-Si Vias N P Pham, D S Tezcan, M Bivragh, P D Moor, K Baert, B Swinnen, W Ruythooren IMEC, BELGIUM	<b>120</b>

## Session B3 - Electrical Characterization

- B3.1** Study of Discrete Capacitor Embedded Process and Characterization Analysis in Organic- Base Substrate **125**  
S M Wu, E Jahja, J W Wang  
National University of Kaohsiung, TAIWAN
- B3.2** An Efficient Methodology for Design and Implementation of Embedded Bandpass Filters for RF/Wireless Applications **130**  
M Baba, S Guttowski, H Reichl  
Fraunhofer IZM, GERMANY
- B3.3** Recent Advancement in Characterization, Modeling and Correlation for Power Distribution Network of FPGA and Structural ASIC Packages and Devices **136**  
H Shi, H N Low, Y H Yew  
Altera Corp, UNITED STATES

## Session B4 - Materials and Reliability I

- B4.1** Low-Temperature Embrittlement of Lead-Free Solders in Joint Level Impact Testing **140**  
P Limaye, \*W Maurissen, K Lambrinou, F Duflos, B Vandeveldel, \*\*B Allaert, \*\*J Hillaert, et al  
IMEC, BELGIUM  
\*Katholieke Universiteit Leuven, BELGIUM  
\*\*Connectronics NV, BELGIUM
- B4.2** A Higher Gradient Theory of Multiphase Solid Mixtures and its Application to Lead-free Solder Micro-morphology **152**  
W H Muller, K Weinberg, T Bohme  
Technical University Berlin, GERMANY
- B4.3** Properties of New Solder Paste System with Ultra Low Residues for Die Attach and DCB **161**  
W Schmitt, J Davies, \*T P Sim  
W. C. Heraeus GmbH, GERMANY  
\*Heraeus Materials Singapore Pte Ltd, SINGAPORE

## Session B5 - Thermal Characterization I

- B5.1** An Experimental Study of Spray Cooling of a Flip Chip **167**  
A A O Tay, C T L Chin, X Y Gao, S Somasundaram  
National University of Singapore, SINGAPORE
- B5.2** Air Flow Modeling and Analysis for Thermal Management in Functional Burn-In Systems **172**  
H Y Zhang, Y C Mui, R Mandal  
Advanced Micro Devices Pte Ltd, SINGAPORE

<b>B5.3</b>	Thermal Characterization and Liquid Cooling System Integration for Stacked Modules S P Tan, K C Toh, C K , J Chai, *D Pinjala, *O K N Khan Nanyang Technological University, SINGAPORE *Institute of Microelectronics, SINGAPORE	<b>179</b>
-------------	---	------------

### Session C1 - Modeling of Interconnects

<b>C1-1-1.2</b>	Invited Paper - Building Accuracies in Finite Element Models for Life Prediction of Solder Joints A Syed, S B Kim, W Lin Amkor Technology, Inc, UNITED STATES	<b>184</b>
<b>C1.3</b>	QFN Wire Bond Dilemma - Stress Neck & Stress Heel C E Tan, Y J Pan, *G Fonseka ON Semiconductor, MALAYSIA *ASM Technology Singapore, SINGAPORE	<b>192</b>

### Session C2 - Advanced Substrate Processes

<b>C2.1</b>	Process Optimisation and Characterization of Excimer Laser Drilling of Microvias in Glass D Bhatt, K Williams, D A Hutt, P P Conway Loughborough University, UNITED KINGDOM	<b>196</b>
<b>C2.2</b>	Process Integration of Inkjet Printing and Electroless Plating for LTCC Substrates B K Lok, Y N Liang, P W Gian, X C Shan, C W , A Lu Singapore Institute of Manufacturing Technology, SINGAPORE	<b>202</b>
<b>C2.3</b>	Integration of Glass Layer for Meso and Micro-System Applications Y M Tan, L E Khoong, *Y C Lam, C W , A Lu Singapore Institute of Manufacturing Technology, SINGAPORE *Nanyang Technological University, SINGAPORE	<b>206</b>
<b>C2.4</b>	Formation of Embedded Microchannels by a Solvent Displacement Bonding Technique S H Ng, R T Tjeung, Z F Wang Singapore Institute of Manufacturing Technology, SINGAPORE	<b>211</b>

### Session C3 - 3D Packaging

<b>C3.1</b>	High Aspect Ratio Vias First for Advanced Packaging D Henry, X Baillin, V Lapras, N Sillon, *B Dunne, *C Hernandez, *E Vigier-Blanc CEA-Leti, Minatec, FRANCE *STMicroelectronics, FRANCE	<b>215</b>
-------------	--	------------

<b>C3.2</b>	3D Embedding and Interconnection of Ultra Thin (< 20 μm) Silicon Dies F Iker, D S Tezcan, R Cotrin Teixeira, P Soussan, P D Moor, E Beyne, K Baert IMEC, BELGIUM	<b>222</b>
<b>C3.3</b>	Reliability Aspects of Microinsert Based Interconnection Technologies A Mathewson, J Brun, R Franiatte, A Nowodzinski, N Sillon, *F Depoutot, *B Dubois- Bonvalot CEA-Leti, Minatec, FRANCE *Gemalto, FRANCE	<b>227</b>
<b>C3.4</b>	Cu via Exposure by Backgrinding for TSV Applications W S , V Lee, O K N Khan, E B Liao, S W Yoon, V Kripesh Institute of Microelectronics, SINGAPORE	<b>233</b>

#### Session C4 - Materials and Reliability II

<b>C4.1</b>	Thickness Characterization of Ultra Thin Wafers on Carrier R Cotrin Teixeira, K De Munck, K Baert, B Swinnen, *A Knuttel, P D Moor IMEC, BELGIUM *Isis Sentronics, GERMANY	<b>238</b>
<b>C4.2</b>	Evolutions in Microstructure and Property of Sn-Ag-Cu Lead-free Solders with Trace Addition of Magnesium S Lu, B H Wang, J Chen Jiangsu University of Science and Technology, CHINA	<b>242</b>
<b>C4.3</b>	Performance Evaluation for Electrical Plate Lead-Free Solder Bumping on Sapphire Wafers Z Y J Yang Peregrine Semiconductor, UNITED STATES	<b>246</b>
<b>C4.4</b>	In-Situ Investigation of Lead-Free Solder Alloy Formation using a Hot-Plate Microscope R Bergmann, *P T Tang, H N Hansen, P Moller Technical University of Denmark, DENMARK *Institut for Product Development, DENMARK	<b>252</b>

#### Session C5 - Electrical Modeling I

<b>C5.1</b>	Modeling of Full-Wave High Speed On-Chip RLC Interconnects using Frequency Shift Technique R Jayanthi V R, S Mandalika B International Institute of Information Technology, INDIA	<b>257</b>
-------------	--	------------

- C5.2** Comprehensive Analysis of the Impact of Via Design on High-Speed Signal Integrity **262**  
W Y , R Chang, \*K Y See, \*\*E K Chua  
DSO National Laboratories, SINGAPORE  
\*Nanyang Technological University, SINGAPORE  
\*\*Institute of High Performance Computing, SINGAPORE
- C5.3** Determination of Critical Parameters for Crosstalk Faults between On-chip Interconnects **267**  
using Worst-Case Methods  
S P Vudathu, K K Duganapalli, A K Palit, R Laur, W Anheier  
University of Bremen, GERMANY

# Table of Contents

## Volume Two

### Session D1 - Thermal Characterization II

- D1.1-1.2** Invited Paper - Testing Interface Thermal Resistance **272**  
M Rencz  
Budapest University of Technology and Economics, HUNGARY
- D1.3** Thermal Evaluation of Two Die Stacked FBGA Packages **278**  
K S, W H Zhu, C K Wang, H B Tan, Y S , A Sun  
United Test and Assembly Center Ltd, SINGAPORE
- D1.4** Thermal Performance Evaluation of Power SSL Module in LTCC **285**  
P Z Shi, A Periannan, C W , A Lu  
Singapore Institute of Manufacturing Technology, SINGAPORE

### Session D2 - Wafer Level Packaging

- D2.1** Mechanical Shock Robustness of Different Wafer Level Chip Scale Package (WLCSP)Types **289**  
P Nummila, M Johansson, S Puro  
Nokia Corporation, FINLAND
- D2.2** Copper / Benzocyclobutene Multi Layer Wiring – A Flexible Base Technology for Wafer Level Integration of Passive Components **295**  
K Zoschke, J Wolf, O Ehrmann, M Toepper, H Reichl  
Fraunhofer IZM, GERMANY
- D2.3** A Novel Fabrication Technology for Waferlevel Vacuum Packaged Microscanning Mirrors **303**  
M Oldsen, U Hofmann, H J Quenzer, B Wagner  
Fraunhofer Institute For Silicon Technology, GERMANY
- D2.4** High Frequency Characterization of Thin-Film Redistribution Layers for Embedded Wafer Level BGA **308**  
M Wojnowski, M Engl, M Brunnbauer, K Pressel, G Sommer, \*R Weigel  
Infineon Technologies AG, GERMANY  
\*University of Erlangen-Nuremberg, GERMANY

### Session D3 - Flip Chip Interconnects

- D3.1** Cu-Cu Bonding Alternative to Solder based Micro-Bumping **315**  
W Ruythooren, A Beltran, R Labie  
IMEC, BELGIUM
- D3.2** Assessment of Au Stud-Solder Interconnection for Fine Pitch Flip Chip Packaging **319**  
A Yeo, S Lim, A M Tan  
Infineon Technologies Asia Pacific Pte Ltd, SINGAPORE
- D3.3** A Study on Copper Pillar Interconnect in Flip-Chip-On-Module Packaging **325**  
M Huang, \*G Y B Ong, Y P Chia, \*\*T Jiang  
Micron Semiconductor Asia Pte Ltd, SINGAPORE  
\*Nanyang Technological University, SINGAPORE  
\*\*Micron Technology Incorporation, UNITED STATES
- D3.4** Lead Free Micro Bumping - Cost & Yield Challenges **331**  
K Ruhmer, E Hughlett, \*M Ishizuka, \*T Kojima, \*T Asaka, \*\*B Dang, \*\*S Buchwalter, \*\*D Y Shih  
SUSS MicroTec, Inc., UNITED STATES  
\*ULCOAT, JAPAN  
\*\*IBM Research, UNITED STATES

### Session D4 - Optical Packaging

- D4.1** Adaptive Packaging Solution for a Microlens Array Placed over a Micro-UV-LED Array **338**  
M Luetzelschwab, D Weiland, M P Y Desmulliez  
Heriot-Watt University, UNITED KINGDOM
- D4.2** High Brightness GaN LEDs with Engineered Sapphire Substrates **343**  
A Jesudoss, B Maung, S L Teo, C C Chum, S J Chua  
Institute of Materials Research and Engineering, SINGAPORE
- D4.3** Package Development for MEMS Based 3D Micro-Mirror Optical Bio-Probe for OCT Application **347**  
W S , K Chen, C S Premachandran, A K B Ratmin, J Singh, S W Yoon  
Institute of Microelectronics, SINGAPORE
- D4.4** Assembly Dependence of Optical Performance of Electronic Flash Device **352**  
M S Chen, I J Rasiah  
PerkinElmer Optoelectronics, SINGAPORE

## Session D5 - Materials and Reliability III

- D5.1** Determination of Mechanical Properties of Different Oriented  $\beta$ -tin Crystals in Small Solder Joints and Small Tensile Specimens using EBSD and Nano Hardness Measurements **356**  
J Villain, U Corradi, C Weippert, S Klima, M Meeh, S Golling  
University of Applied Sciences, GERMANY
- D5.2** Constitutive Properties of Bulk Solder at 'Drop-Impact' Strain Rates **360**  
C S Selvanayagam, E H Wong, K W Seah, \*W D Van Driel, \*\*J F J M Caers, \*\*X J Zhao, \*\*\*N Owens, et al  
Institute of Microelectronics, SINGAPORE  
\*NXP Semiconductors, NETHERLANDS  
\*\*Philips Applied Technologies, NETHERLANDS  
\*\*\*Freescale Semiconductor Inc, UNITED STATES
- D5.3** Novel Liquid Phase Sintered Sn-In Solders with Tailorable Properties for Thermal Interface Material and Interconnect Applications **365**  
I Dutta, \*R Raj, \*\*D Suh, \*\*V Wakharkar  
Naval Postgraduate School, UNITED STATES  
\*University of Colorado, UNITED STATES  
\*\*Intel Corporation, UNITED STATES
- D5.4** Characterization of AuSn Solder in Laser Die Attachment for Photonic Packaging Applications **370**  
Y Y Liu, C S Premachandran, S W Yoon, E B Liao, R Nagarajan, P V Ramana  
Institute of Microelectronics, SINGAPORE

## Session D6 - Dynamic Effect of Packaging

- D6.1** Effect of Boundary Conditions on the Dynamic Response Characterization of Board-Level Drop Test **374**  
S B Park, C Shah, J Kwak  
State University of New York at Binghamton, UNITED STATES
- D6.2** Dynamic Testing of Solder Joint Strength under Compression, Tension and Shearing **380**  
J F Liu, V P W Shim, V B C Tan, \*T K Lee  
National University of Singapore, SINGAPORE  
\*Micron Semiconductor Asia Pte Ltd, SINGAPORE
- D6.3** Analytical Solution of the Dynamic Response of Printed Circuit Board to Support Excitation **386**  
M S S Woo, E H Wong  
Institute of Microelectronics, SINGAPORE
- D6.4** Study of Probing Test for Electrical Wafer Sort Application: Dynamical Simulation and Experimental Measurement **391**  
F Cacho, \*R Vettori, \*G Galbatia, G Thiery, V Fiori, M Ainaoui, P Delpech, et al  
STMicroelectronics, FRANCE  
\*Technoprobe, ITALY

## Session E1 - Emerging Processes

- E1.1-1.2** Invited Paper - Lasers in Advanced IC Packaging Applications **396**  
N Konidaris  
Electro Scientific Industries, UNITED STATES
- E1.3** Electronics Packaging for High Reliable Piezoactuators **400**  
M Oppermann, \*A Lenk, \*\*A Schoenecker, \*\*\*C Schuh, T Zerna, K J Wolter  
Dresden University of Technology, GERMANY  
\*Siemens AG, Siemens VDO Automotive, GERMANY  
\*\*Fraunhofer IKTS, GERMANY  
\*\*\*Siemens AG, Corporate Technology, GERMANY
- E1.4** Microtechnology for Realization of Dielectrophoresis Enhanced Microwells for Biomedical Applications **406**  
T Braun, L Bottcher, J Bauer, \*D Manassis, E Jung, A Ostmann, K F Becker, et al  
Fraunhofer IZM, GERMANY  
\*Technical University Berlin, GERMANY
- E1.5** Protocol Cycle Time Optimization on a Microfluidic Cartridge for DNA/RNA Extraction Application **411**  
M Chew, L Xie, C S Premachandran, S W Yoon  
Institute of Microelectronics, SINGAPORE

## Session E2 - Electrical Modeling II

- E2.1** Noise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID **416**  
K C Koo, H J Park, Y J Shim, J H Kim  
Korea Advanced Institute of Science and Technology, KOREA
- E2.2** Novel Co-Simulation Method for Analysis of Power Integrity and EMI in Electronic Packages with Large Number of Power/ground Vias **421**  
Z O Zaw, E X Liu, X C Wei, E P Li, E K Chua, \*L W Li  
Institute of High Performance Computing, SINGAPORE  
\*National University of Singapore, SINGAPORE
- E2.3** SI/PI/EMI Analysis of Through-Via Effects on Power/Ground Plane using High Dielectric Material **425**  
Y K Choi, S G Cho, M S Park, \*S C Yun, J K Wee  
Soongsil University, KOREA  
\*Samsung Electro-Mechanics, KOREA
- E2.4** Optimal Electrical Design of System Packages and Integrated Components using the M3-Approach **429**  
I Ndip, F Salhi, U Maab, G Fotheringham, F Ohnimus, S Guttowski, H Reichl  
Fraunhofer IZM, GERMANY

- E2.5** Modeling and Simulation of Nano-Interconnects for Nanophotonics **436**  
 I Ahmed, H S Chu, W B Ewe, E P Li, \*Z Chen  
 Institute of High Performance Computing, SINGAPORE  
 \*Dalhousie University Halifax, CANADA

### Session E3 - Drop Impact Reliability and Characterization

- E3.1** Dynamic Qualification of High Speed Solder Ball Shear Transducer Calibration **441**  
 R Griffin, \*B Sykes  
 Dage Precision Industries Ltd, UNITED KINGDOM  
 \*Dage Holdings Ltd, UNITED KINGDOM
- E3.2** Comparison of Joint Strength and Fracture Energy of Lead-free Solder Balls in High Speed Ball Shear/Pull Tests and Their Correlation with Board Level Drop Test **450**  
 F B Song, S W , R Lee, \*K Newman, \*\*S Clark, \*\*B Sykes  
 Hong Kong University of Science and Technology, HONG KONG, CHINA  
 \*SUN Microsystems, UNITED STATES  
 \*\*Dage Holdings Ltd, UNITED KINGDOM
- E3.3** Board Level Cyclic Bending Test for MCP Package **459**  
 J Zhang, H Liu  
 Samsung Semiconductor (China) R and D Co. Ltd, CHINA
- E3.4** Effect of Thermal Aging on High Speed Ball Shear and Pull Tests of SnAgCu Lead-free Solder Balls **463**  
 F B Song, S W , R Lee, \*K Newman, \*H Reynolds, \*\*S Clark, \*\*B Sykes  
 Hong Kong University of Science and Technology, HONG KONG, CHINA  
 \*SUN Microsystems, UNITED STATES  
 \*\*Dage Holdings Ltd, UNITED KINGDOM
- E3.5** Effect of PCB Pad Structure and PWB Build-up Layer on Solder Joint Life under Thermal Cycling and Drop Condition **471**  
 J G Lee, H J Woo, J S Hong, P W Kim, Y H Song  
 Samsung Electronics Co. Ltd, KOREA

### Session E4 - Modeling of Packaging Designs

- E4.1** Towards a Robust Design of Electronics Assemblies under Fracture, Delamination and Fatigue Aspects **476**  
 J Auersperg, B Michel  
 Fraunhofer IZM, GERMANY
- E4.2** Warpage and Stress Characteristic Analyses on Package-on-Package (PoP) Structure **482**  
 Y L Tzeng, N Kao, E Chen, J Y Lai, Y P Wang, C S Hsiao  
 Siliconware Precision Industries Co. Ltd, TAIWAN

- E4.3** Structural Design and Optimization of 65nm Cu/low-k Flipchip Package **488**  
M G J Ong, X W Zhang, V Kripesh, \*Y K Lim, \*D Yeo, \*K C Chan, \*J B Tan, et al  
Institute of Microelectronics, SINGAPORE  
\*Chartered Semiconductor Manufacturing, Ltd, SINGAPORE
- E4.4** Warpage and Wire Sweep Analysis of QFN Molded Strip using Experimental and Modeling Methods **494**  
I Ahmad, I Abdullah, C C Ng, M Z Meor Talib, U Mokhtar, A Said  
National University of Malaysia, MALAYSIA
- E4.5** Optimization of Reliability of Copper Column Flip Chip Packages with Variable Compliance Interconnects **499**  
A A O Tay, S L Ho  
National University of Singapore, SINGAPORE

### Session E5 - Substrate Technologies

- E5.1** Glass Multilayer Lamination for PCB Manufacturing using Pressure Assisted Low Temperature Bonding **504**  
F M Khoshnaw, P P Conway, D A Hutt, K Williams  
Loughborough University, UNITED KINGDOM
- E5.2** Micro Embossing of LTCC (Low Temperature Co-fired Ceramic) Green Substrates **510**  
P M Hla, C W Shi, R T Tjeung, C W , A Lu, B K Lok, X C Shan  
Singapore Institute of Manufacturing Technology, SINGAPORE
- E5.3** Fabrication and Characterization of Multi-layer Liquid Crystal Polymer (LCP) Substrate **514**  
H J Lu, L L Wai, P W Gian, L H Lim, Z Sun, C W , A Lu  
Singapore Institute of Manufacturing Technology, SINGAPORE
- E5.4** Evaluation of Printed Heating Element for Micro-System Applications **518**  
W Fan, Z F Wang, C W , A Lu, K M Chua, L L Wai  
Singapore Institute of Manufacturing Technology, SINGAPORE
- E5.5** Multi-layer Lamination of Embedded Channels in Low Shrinkage Ceramics based Platform **522**  
L E Khoong, Y M Tan, \*Y C Lam, C W , A Lu  
Singapore Institute of Manufacturing Technology, SINGAPORE  
\*Nanyang Technological University, SINGAPORE

### Session E6 - Advances in Solder Joint

- E6.1** Interface Reactions and Shear Strength of Lead-Free Sn-3.5Ag Solder with Ni-W-P Metallization **527**  
Y Yang, Y J Lim, \*A Kumar, \*\*T K Lee, Z Chen  
Nanyang Technological University, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE  
\*\*Micron Semiconductor Asia Pte Ltd, SINGAPORE

<b>E6.2</b>	Evolution of Microstructure and Mechanical Properties of Eutectic Sn-Pb Solder Joint Aged under Thermal Gradient	<b>533</b>
	A Kumar, *O S Chiew, *C C Wong, *Z Chen, S W Yoon, V Kripesh Institute of Microelectronics, SINGAPORE *Nanyang Technological University, SINGAPORE	
<b>E6.3</b>	Behavior of Lead Free Solder Joint after Thermal Treatment	<b>541</b>
	S Chotchakornpant, J Tippayamontri, P Kongsubto Spansion (Thailand) Ltd, THAILAND	
<b>E6.4</b>	Process Development and Solder Joint Reliability of a New Lead-Free Solder: Sn3wt%Ag0.5wt%Cu0.019wt%Ce (SACC)	<b>546</b>
	J Lau, *S Liu, **D K Shang Guan, *Z W Song, **D Geiger Institute of Microelectronics, SINGAPORE *Huawei Technologies Co. Ltd, CHINA **Flextronics, UNITED STATES	
<b>E6.5</b>	Effect of Aging Conditions on Impact Strength of Sn-3.5Ag based Solder Joint	<b>553</b>
	H Nishikawa, K Miki, T Takemoto Osaka University, JAPAN	

## Session F1 - Advanced Experimental Techniques

<b>F1.1-1.2</b>	Invited Paper - Package-On-Package Mechanical Reliability Characterization	<b>557</b>
	M Amagai, Y Suzuki, K Abe, Y B Kim, H Sano Texas Instruments, UNITED STATES	
<b>F1.3</b>	Interfacial Adhesion Studies using Double Cantilever Beam Method and Shear Testing	<b>571</b>
	T K Lee Micron Semiconductor Asia Pte Ltd, SINGAPORE	
<b>F1.4</b>	A Novel Method to Study Strain-induced Delamination in Plastic IC Packages using an Digital Image Correlation tool	<b>576</b>
	L Y Teo, M Xue Infineon Technologies Asia Pacific Pte Ltd, SINGAPORE	
<b>F1.5</b>	Non-destructive Detecting Micro-Cracks and Crack Patterns in the Memory Device by using Memory Tester's Bitmapping Analysis	<b>582</b>
	K Sirivathanant, S Pruettipongsapuk, P Kongsubto Spansion (Thailand) Ltd, THAILAND	

## Session F2 - Signal Integrity

<b>F2.1</b>	Analysis of the Effect of Digital Power Supply Noise on Active Balun in UHF RFID SiP	<b>586</b>
	J W Park, C H Ryu, C W Yoon, K C Koo, J H Kim Korea Advanced Institute of Science and Technology, KOREA	

- F2.2** Analysis of the Effect of AC Noise on DC Bias of VGA for UHF RFID using Chip-package Co-modeling and Simulation **591**  
H I Lee, Y J Shim, H J Park, C H Ryu, C W Yoon, J H Kim  
Korea Advanced Institute of Science and Technology, KOREA
- F2.3** Ultra Compact LTCC Based AiP for 60 GHz Applications **595**  
L L Wai, K M Chua, C W , A Lu, \*Y P Zhang, \*M Sun  
Singapore Institute of Manufacturing Technology, SINGAPORE  
\*Nanyang Technological University, SINGAPORE
- F2.4** System-On-Packaging (SOP) with Electro-Absorption Duplexer (EAD) for 60 GHz Band Radio-Over-Fiber Link **600**  
K S Choi, Y D Chung, J S Sim, Y H Kwon, H K Yu, J T Moon, J H Kim  
Electronics and Telecommunications Research Institute, KOREA
- F2.5** Characteristics of Amplifier-Integrated 40 Gbps Optical Receiver and Transmitter Modules **604**  
K S Choi, H G Yun, Y H Kwon, J S Choe, J T Moon  
Electronics and Telecommunications Research Institute, KOREA

### Session F3 - Advanced Packaging II

- F3.1** Printing Solder Paste in Dry Film - A Low Cost Fine-Pitch Bumping Technique **609**  
T Baumgartner, D Manassis, M Toepper, K Hauck, A Ostmann, H Reichl, \*P G C T Jorge, \*\*H Yamada  
Fraunhofer IZM, GERMANY  
\*DuPont Electronic Technologies, UNITED STATES  
\*\*DuPont MRC DryFilm Ltd, JAPAN
- F3.2** Low K CMOS65 Ball Grid Array 47 $\mu$ m Pitch Wire Bonding Process Development **613**  
M C Han, B Y Yan, J Z Yao, \*T A Tran, \*S Lee, J Li  
Freescale Semiconductor (China) Ltd, CHINA  
\*Freescale Semiconductor Inc, UNITED STATES
- F3.3** Reliability Study on Copper Pillar Bumping with Lead Free Solder **618**  
J H Yu, A Anand, Y C Mui, S Parthasarathy, R Master  
Advanced Micro Devices Pte Ltd, SINGAPORE
- F3.4** Technology Aware Modeling of 2.5D-SiP for Automation in Physical Design **623**  
C Richter, \*D D Polityko, J Hefer, S Guttowski, H Reichl, \*\*M Berger, \*\*U Nowak, \*\*M Schroder  
Fraunhofer IZM, GERMANY  
\*Technical University Berlin, GERMANY  
\*\*Fraunhofer ITWM, GERMANY
- F3.5** Hybrid Heterogeneous Imaging Arrays with Reinforced Functionality and Reliability **631**  
F Marion, G Lasfargues, H Ribot, C LARGERON, L Adelmini, F Marmonier  
CEA-Leti, FRANCE

## Session F4 - Underfills and Mold Compounds

- F4.1** Designing Underfill Material in Resolving Package High Coplanarity Issues **636**  
W Y B Yam  
Intel Technology (M) Sdn Bhd, MALAYSIA
- F4.2** Study on Factors Affecting Underfill Flow and Underfill Voids in a Large-die Flip Chip Ball Grid Array (FCBGA) Package **640**  
P S Ho, Z P J Xiong, K H , S Chua  
LSI Technology (Singapore) Pte Ltd, SINGAPORE
- F4.3** A Systematic Underfill Selection Methodology for Fine Pitch Cu/Low-k FCBGA Package **646**  
X F C Ong, \*S W Ho, \*Y Y Ong, \*L C Wai, \*V Kripesh, \*\*Y K Lim, \*\*D Yeo, et al  
Nanyang Technological University, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE  
\*\*Chartered Semiconductor Manufacturing, Ltd, SINGAPORE
- F4.4** FTIR Method to Distinguish Mold Compound Types and Identify the Presence of Post-Mold-Cure (PMC) Treatment on Electronic Packaging **652**  
Y S Ng, W K Hooi  
Carsem (M) Sdn Bhd, MALAYSIA
- F4.5** Plasma Surface Modification and Impact on MSL Performance for Flip Chip Packaging **657**  
M Teo, \*C Lee, \*\*N Masaru, K Y Lee, A Chew, S Lim  
Infineon Technologies Asia Pacific Pte Ltd, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE  
\*\*Panasonic Factory Solutions Co. Ltd, SINGAPORE

## Session F5 - Delamination of IC Packages

- F5.1** Influence of Vapor Pressure on Rate-Dependent Void Growth in IC Packages **664**  
W H Wong, T F Guo, L Cheng  
National University of Singapore, SINGAPORE
- F5.2** Fatigue Test Method for Observing the Delamination Effect in a QFN Package **670**  
S Abdullah, M F Abdullah, A K Arifin  
National University of Malaysia, MALAYSIA
- F5.3** A Study of Chip Top Delamination in Plastic Encapsulated Packages under Temperature Loading **675**  
G Kravchenko, C Bohm  
Infineon Technologies AG, Munich, GERMANY
- F5.4** Rate Dependent Interface Delamination in Plastic IC Packages **680**  
S Tang, T F Guo, L Cheng  
National University of Singapore, SINGAPORE

- F5.5** A Study of the Effect of Viscoelasticity on Delamination in a Plastic IC Package Undergoing Leadfree Solder Reflow **686**  
 G J Hu, A A O Tay, Y W Zhang, \*S Chew  
 National University of Singapore, SINGAPORE  
 \*Cookson Semiconductor Packaging Materials, SINGAPORE

## Session G1 - Materials and Reliability IV

- G1.1-1.2** Invited Paper - Interfacial Reliability of SnAgCu Solder Joints  
 K J Zeng  
 Texas Instruments, UNITED STATES
- G1.3** A Compliant and Creep Resistant SAC-Al(Ni) Alloy **693**  
 B Huang, H S Hwang, N C Lee  
 Indium Corporation of America, UNITED STATES
- G1.4** Creep Behaviour of Mixed SAC 405/ SnPb Soldered Assemblies in Shear Loading **703**  
 P Limaye, R Labie, B Vandeveld, \*D Vandepitte, \*B Verlinden  
 IMEC, BELGIUM  
 \*Katholieke Universiteit Leuven, BELGIUM
- G1.5** Ag Content Effect on Mechanical Properties of Sn-XAg-0.5Cu Solders **713**  
 F X Che, E C Poh, W H Zhu, B S Xiong  
 United Test and Assembly Center Ltd, SINGAPORE
- G1.6** Study on Sn-2.3Ag Electroplated Solder Bump Properties Fabricated by Different Plating and Reflow Conditions **719**  
 C K Hsiung, C A Chang, Z H Tseng, C S Ho, F L Chien  
 Siliconware Precision Industries Co. Ltd, TAIWAN

## Session G2 - Wirebond Technologies

- G2.1** Pull Force and Tail Breaking Force Optimization of the Crescent Bonding Process with Insulated Au Wire **725**  
 J Lee, M Mayer, Y Zhou, \*J Persic  
 University of Waterloo, CANADA  
 \*Microbonds Inc, CANADA
- G2.2** Characterization of Intermetallic Growth for Gold Bonding and Copper Bonding on Aluminum Metallization in Power Transistors **731**  
 L S Yeoh  
 Fairchild Semiconductor (M) Sdn Bhd, MALAYSIA
- G2.3** A Comparison Study of the Bondability and Reliability Performance of Au Bonding Wires with Different Dopant Levels **737**  
 D Stephan, Y H , E Chew, H M Goh, E Pasamanero, E P P Theint, D R M Calpito, J Ling  
 Kulicke and Soffa (S.E.A) Pte Ltd, SINGAPORE

<b>G2.4</b>	Wire Bonding Improvement through Optimal Bonding Tools and Materials Selection C W Tok, *I Langut, *A Menache, D R M Calpito, Y H , E Chew Kulicke and Soffa (S.E.A) Pte Ltd, SINGAPORE *Kulicke and Soffa Bonding Tools, ISRAEL	<b>743</b>
<b>G2.5</b>	New Bonding Wire for Fine Pitch Applications E Milke, T Mueller, A Bischoff W. C. Heraeus GmbH, GERMANY	<b>750</b>
<b>G2.6</b>	Effect of Wire Purity on Copper Wire Bonding S Narasimalu, P Jeromerajan, M Sivakumar, Y M Wong, C J Vath Iii ASM Technology Singapore, SINGAPORE	<b>755</b>

### Session G3 - Reliability Analysis

<b>G3.1</b>	Low Cycle Isothermal Fatigue Properties of Lead-free Solders M Dusek, C Hunt National Physical Laboratory, UNITED KINGDOM	<b>760</b>
<b>G3.2</b>	Reliability of Adhesive Attachments on Thick Film Hybrid Substrate J Kiilunen, S Kuusiluoma, P Heino Tampere University of Technology, FINLAND	<b>764</b>
<b>G3.3</b>	Shear Strength Analysis of Ball Grid Array (BGA) Solder Interfaces M O Alam, H Lu, C Bailey, *B Y Wu, *Y C Chan University of Greenwich, UNITED KINGDOM *City University of Hong Kong, HONG KONG, CHINA	<b>770</b>
<b>G3.4</b>	Design Reliable Large FCTEBGA through Integrated Experimental and Numerical Method J E Luan STMicronics Pte Ltd, SINGAPORE	<b>774</b>
<b>G3.5</b>	Studies on the Possibilities of In-Line Die Attach Characterization of Semiconductor Devices P Szabo, *A Poppe, M Rencz Budapest University of Technology and Economics, HUNGARY *MicReD Ltd, HUNGARY	<b>779</b>
<b>G3.6</b>	Effects of Underfills on the Thermal-Cycling Tests of SnAgCu PBGA (Plastic Ball Grid Array) Packages on ImAg PCB (Printed Circuit Board) J Lau, *J Lo, *J Lam, **E L Soon, **W S Chow, *S W , R Lee Institute of Microelectronics, SINGAPORE *Hong Kong University of Science and Technology, HONG KONG, CHINA **Agilent Technologies, MALAYSIA	<b>785</b>

## Session G4 - Manufacturing Technologies

- G4.1** Variable Frequency Microwave Curing of Polymer Materials in Microelectronics Packaging Applications **791**  
T Tilford, \*K I Sinclair, \*G Goussetis, C Bailey, \*M P Y Desmulliez, A K Parrott, \*A J Sangster  
University of Greenwich, UNITED KINGDOM  
\*Heriot-Watt University, UNITED KINGDOM
- G4.2** New Robust Process Improvement for BGA Solder Ball Attach First Pass Yield **797**  
H G Sy, J Hsu, \*M Jimarez  
Amkor Technology, SINGAPORE  
\*Amkor Technology, Inc, UNITED STATES
- G4.3** Process Development of Void Free Underfilling for Flip-chip-on-board **805**  
M Ying, A Tengh, Y C Chia, A Mohtar, P W Wong  
Seagate Technology International, SINGAPORE
- G4.4** Better Tooling Design and Effective Parameter Optimization for Successful Transfer MUF of Flip Chips Packages **811**  
K Ravi Kanth, K Y Paghasian, D Retuta, C H Toh, S Tanery, H B Tan  
United Test and Assembly Center Ltd, SINGAPORE
- G4.5** Modeling of Dry Self-Assembly Process for Mass Rapid Assembling Microchips on Silicon Substrate **818**  
X Y Gao, A A O Tay, \*V Kripesh  
National University of Singapore, SINGAPORE  
\*Institute of Microelectronics, SINGAPORE
- G4.6** Self-Assembly of Components using Shape-matching **826**  
Y Y Ong, Y L Lim, L L Yan, S Vempati, E B Liao, V Kripesh, S U Yoon  
Institute of Microelectronics, SINGAPORE

## Session G5 - Cooling Solutions

- G5.1** Heat Transfer Enhancement using Synthetic Jets for Cooling in Low Form Factor Electronics in Presence of a Mean Flow **830**  
R K Mongia, M A Macdonald, J S Mccune, A Pavlova, M A Trautman, \*A Bhattacharya  
Intel Corporation, UNITED STATES  
\*Intel Technology India Pvt Ltd, INDIA
- G5.2** Thermal Management of Mobile Phone using Phase Change Material **836**  
F L Tan, \*S C Fok  
Nanyang Technological University, SINGAPORE  
\*The Petroleum Institute in Abu Dhabi, UNITED ARAB EMIRATES
- G5.3** Numerical Analysis of Multistack Microchannel Heat Sinks Cooled by Boiling Two Phase Flow **843**  
P G Hegde  
P.E.S. Institute of Technology, INDIA

**G5.4** Optimization of a Thermoelectric Cooler–Heat Sink Combination for Active Processor Cooling **848**  
M H Hasan, K C Toh  
Nanyang Technological University, SINGAPORE

**G5.5** Evaluation of Cooling Solutions for Outdoor Electronics **858**  
M Wankhede, \*V Khaire, \*A Goswami  
College of Engineering, Pune, INDIA  
\*Applied Thermal Technologies India Pvt Ltd, INDIA

### Session PS - Poster Session

**PS.1** MCP Bottom Die Crack Issue during Destructive Analysis **864**  
Y Q Jiang, X Z Song, T F Lam, C H Wu, M X Sun, X R Wang, X Q Li  
Spansion (China) Ltd, CHINA

**PS.2** Evaluation of Different Die Attach Film and Epoxy Pastes for Stacked Die QFN Package **869**  
I Ahmad, N N Bachok, C C Ng, M Z Meor Talib, M F Rosle, F L Ab Latip, Z Asma Aziz  
National University of Malaysia, MALAYSIA

**PS.3** Laser Hammering Technique in Butterfly Laser Diode Module **874**  
J H Kuang, T P Hung  
National Sun Yat-Sen University, TAIWAN

**PS.4** Study of Thermal and Thermo-Mechanical Behavior in a Multi-Chip-Composed Optoelectronic Package **882**  
J Tian, M Bartek  
Delft University of Technology, NETHERLANDS

**PS.5** Simulated and Experimental Thermal Analysis of Home Entertainment Server **888**  
N B Chong, S Y Law, F K Foong, H J Kim, E H Ong  
Data Storage Institute, SINGAPORE

**PS.6** New Ultra Thin Chip Scale Package (CSP) based on Thermo-Sonic Flip-Chip Interconnection **892**  
S Y Choi, \*C S Ti, M H Park, \*S T Chang  
Fairchild Semiconductor, KOREA  
\*Fairchild Semiconductor (M) Sdn Bhd, MALAYSIA

**PS.7** System Level Reliability Testing for High Reliability Devices **897**  
S Kuusiluoma, J Kiilunen, J Virkki  
Tampere University of Technology, FINLAND

**PS.8** Sapphire Wafer Bumping by Lead-Free Solder Paste Printing Process **902**  
Z Y J Yang  
Peregrine Semiconductor, UNITED STATES

<b>PS.9</b>	Thermal Performance Correlation of Horizontal Closed-Loop Oscillating Heat Pipes P Charoensawan, *P Terdtoon Naresuan University, THAILAND *Chiang Mai University, THAILAND	<b>906</b>
<b>PS.10</b>	The Variation of Shear Strength of the Lead Free Sn/3.0Ag/0.5Cu Solder Balls J H Kuang, C M Hsu, W C Chiu National Sun Yat-Sen University, TAIWAN	<b>910</b>
<b>PS.11</b>	Calculated Shear Stress Produced by Silicone and Epoxy Thermal Interface Materials (TIMs) During Thermal Cycling T Y Lim, M Velderrain NuSil Technology LLC, MALAYSIA	<b>914</b>
<b>PS.12</b>	Failure Analysis of Packaging Related Failures on Advance Devices with Low-K Dielectrics H G G Chan Freescale Semiconductor (M) Sdn Bhd, MALAYSIA	<b>917</b>
<b>PS.13</b>	Optimal Low Power Design of DDR2 Memory Interface for Compact Ultra Mobile Personal Computer (UMPC) Applications J B Lee, S Y Ahn, S J Yoon, J T Chun Samsung Electronics Co. Ltd, KOREA	<b>922</b>
<b>PS.14</b>	Effects of Electroless Ni/Sn Bump Formation using Hydrogen-Plasma Reflow on the Electrical Characteristics of MOSFETs A Ikeda, *Y Kimiya, *Y Fukunaga, **H Ogi, R Hattori, H Kuriyaki, ***Y Ohno, Y Kuroki Kyushu University, JAPAN *Yoshitama Surface Finishing Co. Ltd, JAPAN **Hara Seiki Industry Co. Ltd, JAPAN ***University of Tokyo, JAPAN	<b>926</b>
<b>PS.15</b>	Investigation of a Sic Module with a High Operating Temperature for Power Applications H Tokuda, *Y Tanaka, *H Nakagawa, *M Aoyagi, *K Fukuda, *H Ohashi, T Tsuno, et al Sumitomo Electric Industries, Ltd, JAPAN *National Institute of Advanced Industrial Science and Technology, JAPAN	<b>931</b>
<b>PS.16</b>	Design for Improvement of Drop Impact Performance of Package-on-Package J E Luan STMicroelectronics Pte Ltd, SINGAPORE	<b>937</b>