

IEMT 2006
31st International Conference on Electronics
Manufacturing and Technology

8 – 10 November 2006
Sunway Resort Hotel, Petaling Jaya
MALAYSIA

Copyright © 2006 by IEEE CPMT

Papers are printed as received from the authors

Additional copies may be ordered from :
Secretariat IEMT 2006
ON Semiconductor
SCG Industries Malaysia Sdn Bhd,
Lot 122, Senawang Industrial Estate,
70450 Seremban, Negeri Sembilan, MALAYSIA

TABLE OF CONTENTS

SESSION A1 – Advanced Packaging I

A1-1	Green VFBGA Package Development For Pop Technology Study. <i>J.M. Liu, Gao Wei, Su Y.Q., Richard Han, Mike Chen, M.C. Han and Y.S. Lu</i> Freescale Semiconductor, CHINA	1
A1-2	Packaging Challenges For Miniaturized SOT Packages. <i>Zeng DX, Song HJ, Jiang HM, Yang Li, HB Tan and Pan QH.</i> Leshan Phoenix Semiconductor, CHINA	7
A1-3	Cu Fully Filled Ultra-Fine Blind Via On Flexible Substrate For High Density Interconnect. <i>C.Q. Cui and Kelvin Pun</i> Compass Technology, HONG KONG	13
A1-4	Overview And Emerging Challenges In Wafer Thinning Process In The Manufacturing Of Electronic Components Used In Handheld Products. <i>Ganesh VP and Lee Charles.</i> Infineon, SINGAPORE	20

SESSION B1 – Flip Chip

B1-1	Improved Reliability Of Leadfree Flip Chip Assemblies Using Direct Underfilling By Transfer Molding. <i>T. Braun, B. Wunderle, K.-F. Becker, M. Koch, V. Bader, R. Aschenbrenner and H. Reichl.</i> Fraunhofer Institute, GERMANY.	27
B1-2	The Development Of A Low Cost Wafer Level Bumping Process. <i>Mark Whitmore and Mike Staddon.</i> DEK Printing Machines Ltd., UNITED KINGDOM	35
B1-3	Wafer Bumping & Wafer Level Packaging For 300mm Wafer. <i>Thomas Oppert¹, Elke Zakel¹ and T. Teutsch²</i> ¹ Packaging Technologies GmbH, GERMANY ² Packaging Technologies, USA	42
B1-4	Reliability Performance Of Stretch Solder Interconnect. <i>S.S. Lim, R. Rajoo, E.H. Wong, W.Y. Hnin</i> Institute of Microelectronics, SINGAPORE	43

SESSION C1 – Thermal Analysis

C1-1	Thermal Prediction Methodology Of QFN Package Using Artificial Neural Network. <i>RC Law¹, Fiona YW Tang¹, Raymond Cheang¹, I.A Azid²</i> ¹ Advanced Semiconductor Engineering, MALAYSIA ² University Science Malaysia, MALAYSIA	50
C1-2	Thermal Management Through In-Board Heat Pipes Manufactured Using Printed Circuit Board Multilayer Technology. <i>Wessel Wits¹, Rob Legtenberg², Jan Mannak² and Bas Van Zalk²</i> ¹ University of Twente, NETHERLANDS ² Thales Nederland B.V., NETHERLANDS	55
C1-3	Practical Considerations in High Power LED Junction Temperature Measurements. <i>Bernie Siegal</i> Thermal Engineering Associate, Inc, USA.	62
C1-4	Thermal Analysis Of Micro-Pipe Laden Substrate In Thermoelectric Micro-Coolers. <i>Faisal Abbas Abidi¹ and S.H. Masood²</i> ¹ Jamia Millia University, INDIA ² Swinburne University of Technology, AUSTRALIA.	67

SESSION A2 – Advanced Packaging II

A2-1	Economic Considerations on Low Cost Placement Equipment for Board Assembly. <i>Geoff Olson and Dr. Dongkai Shangguan</i> Flextronics, USA	73
A2-2	Design, Process Development and Prototyping of 3D Packaging with Multi-Stacked Flip Chips and Peripheral Through Silicon Via Interconnection. <i>Ronald Hon and S. W. Ricky Lee</i> Hong Kong University of Science & Technology, HONG KONG	80
A2-3	Laser assisted soldering and Flip-Chip attach for 3-D packaging. <i>T. Oppert¹, G. Azdash¹, E. Zake¹, T. Teutsch²</i> ¹ Packaging Technologies GmbH, GERMANY ² Packaging Technologies, USA	86
A2-4	High Speed I/O Design Optimization in FCMMAP Packaging. <i>Chee Hoo Lee, Eu Soon Lee, Victor Prokofiev, Udy A Shrivastava, Anne E Augustine</i> Intel Technology, MALAYSIA	87

SESSION B2 - Solder Joint Modeling

B2-1	Improving Solder Joint Reliability of WLCSPs by Means of a Compliant Layer. <i>Lee Hun Kwang, Lee Sai Mun, Soo Yik Foong and Wong Seck Jiong</i> Avago Technologies (M) Sdn. Bhd., MALAYSIA.	93
B2-2	Assessment of Solder Joint Fatigue Performance Using Cyclic Flexural Loading. <i>M.N. Tamin¹, Y.B. Liew¹, A.N.R. Wagiman² and W.K. Loh²</i> ¹ University Technology Malaysia, MALAYSIA ² Intel Technology, MALAYSIA	102
B2-3	Solder Fatigue Modeling of Flip-Chip Bumps in Molded Packages. <i>K. W. Shim, Calvin Lo</i> Freescale Semiconductor, MALAYSIA	109
B2-4	Development of Novel Joint Resistance Modeling Technique for Flip Chip Interconnect Systems. <i>Alfred Yeo, Wong Foo Lam and Charles Lee</i> Infineon Technologies, SINGAPORE	115

SESSION C2 - Mechanical Analysis

C2-1	Genetic Algorithm (GA)-optimized MOS Model. <i>Wan Zaharah Wan Mohamad², Dino Isa¹ and Low May Fong¹</i> ¹ University of Nottingham, MALAYSIA ² SIRIM Berhad, MALAYSIA	120
C2-2	Design for Improvement of Drop Impact Performance of IC Packages. <i>Jing-en Luan and Kim-yong Goh</i> ST Microelectronics, SINGAPORE	129
C2-3	Three Dimensional Mold Flow In Microelectronics Packages. <i>Y M. K. Abdullah¹, *M. Z. Abdullah¹, S. Kamarudin¹, I. A. Azid¹ and Z. M. Ariff¹, P. Hussin², J.J. Antony², H. Haroon² and M. Manikam²</i> ¹ University Science Malaysia, MALAYSIA ² Spansion Sdn. Bhd., MALAYSIA	135
C2-4	Integrated Warpage Analysis and Prediction of IC packages. <i>Jing-en Luan</i> ST Microelectronics, SINGAPORE	143

SESSION A3 – Advanced Packaging 3

A3-1	Thermal Sensitivity Of UBM Adhesion In Wafer Level Chip Scale Package. <i>Jaime C. Punzalan Jr.</i> Analog Devices Inc., USA	150
A3-2	Board Level Reliability of Wafer Level Chip Scale Packages with Copper Post Technology. <i>John Jackson, Pinky B. Lomibao and April B. Jacobe</i> Analog Devices Inc., USA	155
A3-3	Advanced Design Techniques For Package Power Delivery Solution. <i>Tan Boon Keat</i> , Intel Technology, MALAYSIA	162

SESSION B3 – Reliability and Quality I

B3-1	Temperature Cycling Failures Of A FC/WB Stacked Die Sip With F2F Micro-Bump Interconnections. <i>Ka Yau Lee, Catherine Ng, Priscilla Lee and Charles Lee</i> Infineon, SINGAPORE	168
B3-2	Towards Higher Reliability Challenge Of Au-Al Intermetallic System. <i>Low Teck Poh¹, Ho Poh Hoon¹ and Shirley Diong¹, Yong Chen Cho², Siong Chin Teck², Chua Rho Wen²</i> ¹ MEM, MALAYSIA ² Freescale Semiconductor, MALAYSIA	175
B3-3	Solder Joint Reliability Performance Of Flip Chip Molded Ball Grid Array (BGA) Package For Network/Communication Application. <i>Kang Eu, Ong, Seong Ling Too, Wei Keat Loh, Christopher Peralt, LayLing Ong, Choi Keng Chan and Eng Hoo Yap.</i> Intel Technology, MALAYSIA	179

SESSION C3 - Mechanical Modeling

C3-1	Study of Dynamic Warpage of Flip Chip Packages under Temperature Reflow. <i>Chee Kan, Lee; Kang, Eu, Ong, Wei Keat, Loh and Siew Ing, Yii.</i> Intel Technology, MALAYSIA	185
C3-2	Comparative study on MEMS Pressure Sensor Simulation between ANSYS and CATIA. <i>Y. N. Zaiazmin¹, I. A. Azid²</i> ¹ KOLEJ University Kejuruteraan Utara Malaysia (KUKUM), MALAYSIA ² University Science Malaysia, MALAYSIA	191
C3-3	Impact of Mold Compound Cure Shrinkage on Substrate Warpage Simulation. <i>Mayhuan Lim, Chua Li Yean, Alfred Yeo and Charles Lee.</i> Infineon, SINGAPORE	196

SESSION A4 – Process and Material I

A4-1	Clamp Placement Optimization in Full-Chip ESD (Electro-Static-Discharge) Design. <i>Randy Chuah Cheow Theng.</i> Intel Technology, MALAYSIA	202
A4-2	Thin wafer 100 µm with DAF Die Thickness Sawing Capability for Stack Die Application. <i>SW Wang and MC Yo.</i> ON Semiconductor, MALAYSIA	207
A4-3	Study of QFN Pre-tape Material Characteristics & Impacts to Assembly Performance. <i>C.Q. Cui and Kelvin Pun Carrie CHEW and LY LIM.</i> Fairchild, MALAYSIA	220
A4-4	Comprehensive Study of Epoxy Die Attach Process to Achieve Zero Reject Performance. <i>Lee Yee Sinn and Tan Chee Eng</i> ON Semiconductor, MALAYSIA	230

SESSION B4 – Reliability and Quality II.

B4-1	Leadframe Material, Design and Surface Treatment for MSL 1 260°C Package Robustness. <i>Shutesh Krishnan¹, SW Wang¹, Muhammad Rasat Muhamad²</i> ¹ ON Semiconductor, MALAYSIA ² University of Malaya, MALAYSIA	236
B4-2	Discussion On The Failure Mode And Criterion Of Passivation Cracks. <i>Xueren Zhang</i> ST Microelectronics, SINGAPORE	248
B4-3	Statistical Analysis of IMC Count Variant with Difference Soldering Reflow Profiles and Solder Ball Size. <i>Wong Wing Shenq</i> ST Microelectronics, MALAYSIA	253
B4-4	Different Storage Conditions have Different Whisker Growth Mechanisms – Can Bright Tin be an Alternative to Matt Tin ? <i>Dr. Jürgen Barthelmes¹, Florence Lagorce-Broc¹, Dr. Peter Kühnkamp¹, Sia-Wing Kok² and Din-Ghee Neoh³</i> ¹ Atotech Germany GmbH, GERMANY ² Atotech, MALAYSIA ³ Atotech SEA	257

SESSION C4 – Material - UF

C4-1	Polyurethane-Incorporated Underfill-Mech And Cure Properties. <i>S Shereen Ong¹, Jamil Ismail¹, Mohd. Abu Bakar¹, Ismail Ab. Rahman¹, Coswald Stephen Sipaut¹, Rohana Adnan¹, Choong Kooi Chee²</i> ¹ University Science Malaysia, MALAYSIA ² Intel Technology, MALAYSIA	262
C4-2	SAM Interpretation Of Interfacial Anomaly In Flip-Chip BGA Package With 65 Nm Cu/Low-K Integrated Circuit Device. <i>Ka Yau Lee, Priscilla Lee, Ai Min Tan and Charles Lee.</i> Infineon, SINGAPORE	269
C4-3	High Filled Epoxy Composites For Electronic Packaging Application. <i>P.L. Teh¹, M. Mariatti¹, H.M. Akil¹, K.N. Seetharamu², A.N.R Wagiman³, K.S. Beh³</i> ¹ University Science Malaysia, MALAYSIA ² MS Ramaiah School of Advanced Studies, INDIA ³ Intel Technology, MALAYSIA	275
C4-4	Mechanical And Thermal Properties Of α -Alumina Filled Epoxy Composites. <i>Erfan Suryani Abdul Rashid¹, Hazizan Md Akil¹, Kamarshah Ariffin¹, Chee Choong Koo²</i> ¹ University Science Malaysia, MALAYSIA ² Intel Technology, MALAYSIA	282

SESSION A5 – Process and Material II

A5-1	Assessment of Die Attach Film (DAF) for Thin Die and SiP Applications. <i>Soh Choew Kheng, Mary Teo and Charles Lee, Infineon, SINGAPORE</i>	288
A5-2	Cu/Low-k TBGA Glob Top Package Reliability Challenges. <i>Lau Teck Beng, Siong Chin Teck and Stephen Lee Chu Chung.</i> Freescale Semiconductor, MALAYSIA	294
A5-3	Wafer Scale Encapsulation of Wide Gaps using oxidation of Sacrificial Beams. <i>Vipin Ayanoor-vitikkate¹, Kuan-lin Chen¹, Woo-tae Park¹, Gary Yama² and Thomas W Kenny¹</i> ¹ Stanford University, CA, USA ² Robert Bosch Corporation, USA	300
A5-4	Mold Die Design to Improve Flash Remains for Micro Miniature Package. <i>Ruan Jianhua, Wang Yue, Charlie Zhang and Jerry Quah.</i> Leshan Phoenix Semiconductor, CHINA	307

A5-5	QFN Miniaturization: Challenges and Solutions. <i>Tan Chee Eng¹ and Geale Fonseka²</i> ¹ ON Semiconductor, MALAYSIA ² ASM Technologies, SINGAPORE	314
------	--	-----

SESSION B5 – MEMS

B5-1	Film Assisted Molding on MEMS Packages. <i>Frank Boschman</i> Boschman Technologies BV, Netherlands	320
B5-2	Design and Fabrication of Microfluidic Devices : Mosfet and Capacitor. <i>R.A.M. Osman, S.R. Esa, P. Poopalan</i> KOLEJ University Kejuruteraan Utara Malaysia (KUKUM), MALAYSIA	321
B5-3	Interface Properties of Thin Film Bonding by Low Melting Point Metal for MEMS devices. <i>Kiyokazu Yasuda¹, Katsumi Taniguchi², Toshio Denta², Tomoaki Goto², Michiya Matsushima¹ and Kozo Fujimoto¹</i> ¹ Osaka University, JAPAN ² Fuji Electric Advanced Technology Co., JAPAN	328
B5-4	A FPGA-Based Smell Sensing System For Micromachined Gas Sensor Application. <i>Z. A. Halim and O. Sidek</i> University Science Malaysia, MALAYSIA	334
B5-5	Modeling and Analysis of Sensitivity and Performance of Microaccelerometer. <i>Wong WaiChi¹, Ishak Hj Abdul Azid¹ and Burhanuddin Yeop Majlis.</i> ¹ University Science Malaysia, MALAYSIA	341

SESSION C5 – Wirebond Study and Characterization.

C5-1	The Challenges Of Fine Pitch Copper Wire Bonding In BGA Packages. <i>Mohd Rusli Ibrahim¹, Yong Cheng Choi¹, Larry Lim², Jiang Lu², Low Teck Poh³, Poh Chiew Ai³</i> ¹ Freescale Semiconductor, MALAYSIA ² ASM Technologies, SINGAPORE ³ MEM, MALAYSIA	347
C5-2	Copper Wire Reliability And Bonding Integrity Robustness On Cratering Sensitive Bond Pad Structure. <i>Lim Chee Chian, Ng Kok Chai, Lee Cher Chia, Chai Min King and Lim Ong Seng.</i> Infineon, MALAYSIA	354
C5-3	The Solutions of Resistive Ball Bond Failure in Ultra Fine Pitch Wire Bonding. <i>Mohd Rusli Ibrahim, Siong Chin Teck and Yong Cheng Choi.</i> Freescale Semiconductor, MALAYSIA	365
C5-4	Die Attach Epoxy Delamination Study on Low RDson Device. <i>Tan Chip King</i> , Fairchild, MALAYSIA	370
C5-5	Introduction to Fine Copper Wire Development. <i>Pan QH¹, HB Tan¹, Yang WP¹, Dai XZ¹, Harold Anderson² and Jerry Quah²</i> Leshan Phoenix Semiconductor, CHINA ON Semiconductor, USA.	376

SESSION A6 – Process and Material III

A6-1	A study & Investigation on Process Inducing Delamination In QFN Package Using Statistical Analysis. <i>Teo Soon Tong, Jatinder Kumar and Mohd Misri.</i> ON Semiconductor, MALAYSIA	381
------	---	-----

A6-2	Top-Gate Molding Process Development of Cavity Down TBGA for High Density Wire Bonding and Low K Dielectric Wafer Technology Application <i>M Kesvakumar, Ruzaini Ibrahim and Yip Heng Keong.</i> Freescale Semiconductor, MALAYSIA	390
A6-3	Leadframe Mold Lock Study And Optimization For Flag Size Reduction Using Finite Element Analysis And Reliability Testing For 3L SOT223 Package. <i>Muhammad Hanif Ahmad Fuad, Azhar Aripin and WL Chin.</i> ON Semiconductor, MALAYSIA	396
A6-4	Material, Package and Mold Design Technology Development for Miniature Packages. <i>Jatinder Kumar, Won Yun Sung and Sankar BN</i> ON Semiconductor, MALAYSIA	402

SESSION B6 – Device Process I

B6-1	TCAD Simulation of Local Mechanical Stress Reduction by Use of a Compressive Silicon Nitride/ Silicon Oxynitride Etch Stop Bi-Layer for CMOS Performance Enhancement. <i>Wan Rosmaria Wan Ahmad¹, Assoc Prof Ibrahim Ahmad², Albert Victor Kordesch¹, Philip Tan and Beow Yew¹.</i> ¹ Silterra Malaysia Sdn. Bhd., MALAYSIA ² National University of Malaysia, MALAYSIA	411
B6-2	The Characterization Of KrF Photoresists And The Effect Of Different Ultraviolet (UV) Absorption Rates On Line Edge Roughness (LER) For 130nm Technology Nodes And Below. <i>Ahmad Yusri¹, Kader Ibrahim¹, Mohd Jeffery Manaf¹ and Ibrahim Ahmad².</i> ¹ Silterra Malaysia Sdn. Bhd., MALAYSIA ² National University of Malaysia, MALAYSIA	416
B6-3	Scalable Nine-Element Lumped Metal-Insulator-Metal Capacitor Model for RF Applications. <i>Kalavathi Subramaniam¹, Albert Victor Kordesch², Mazlina Esa¹</i> ¹ University of Technology Malaysia, MALAYSIA ² Silterra Malaysia Sdn. Bhd., MALAYSIA	425
B6-4	Contact Hole Process Printability Beyond 180nm On Binary Mask. <i>Cheong Yew Shun¹, Ko Bong Sang¹, Mohd Jeffery Bin Manaf¹, Kader Ibrahim Bin Abdul Wahab¹, Dr. Zul Azhar Zahid Jamal²</i> ¹ Silterra, MALAYSIA ² KOLEJ University Kejuruteraan Utara Malaysia (KUKUM), MALAYSIA.	431

SESSION C6 – Material / Interconnect.

C6-1	Effect Of Solder Volume On Interfacial Reactions Between Eutectic Sn-Pb And Sn-Ag-Cu Solders And Ni(P)-Au Surface Finish. <i>A. Ourdjini¹, M.A. Azmah Hanim¹, S.F. Joyce Koh¹, K.S. Tan², O. Rusli², and Y.T. Chin²</i> ¹ University of Technology Malaysia, MALAYSIA ² Intel Technology, MALAYSIA	437
C6-2	Indentation Creep Of Lead-Free Sn-Bi Solder Alloys As Replacements Of Sn-Pb Used In Microelectronic Packaging. <i>R. Mahmudi, A. R. Geranmayeh, S. R. Mahmoodi and A. Khalatbari.</i> University of Tehran, IRAN	443
C6-3	A Study on Lead Free SnAgCu Solder System. <i>Hoh Huey Jiun², Eu Poh Leng¹, Min Ding¹ and Ibrahim Ahmad²</i> ¹ Freescale Semiconductor, MALAYSIA ² University Kebangsaan Malaysia, MALAYSIA	450
C6-4	Effect Of 3 Wt.% Bi In Sn-Zn Solder On The Interfacial Reaction With The Au/Ni Metallization. <i>Ahmed Sharif and Y. C. Chan</i> City University of Hong Kong, HONG KONG	456

SESSION A7 – Test

A7-1	Generic State Equation for Dual/Single Core Pattern. <i>Boey Huey Ling</i> Intel Technology, MALAYSIA	462
A7-2	Enable Robustness of Data System for Assembly/Test Manufacturing Factories with 99.5% Data Integrity. <i>Lim Yen Lin</i> Intel Technology, MALAYSIA	469
A7-3	Automated Variant Test Program Generator (Manufacturing Technologies). <i>Fong Chii Biao</i> Intel Technology, MALAYSIA	475

SESSION B7 – Device Test II

B7-1	Design Of Planar And 3D Components Using Photoimagable Process. <i>M. S. Aftanasar¹, C. Y. Ng², P. R. Young³ and I. D. Robertson².</i> ¹ University Science Malaysia, MALAYSIA ² University of Surrey, UNITED KINGDOM ³ University of Kent, UNITED KINGDOM	481
B7-2	Dry Self-Assembly & Gang Bonding Of Micro-Components From Silicon Carrier To Substrate Wafer. <i>Y.Y. Ong, Y.L. Lim, L.L. Yan and V. Kripesh.</i> Institute of Microelectronics, SINGAPORE	486
B7-3	Device Under Test (DUT) Socket Conversion To Improve Analog Loadboard Performance Efficiency. <i>Yolando G. Yabut, Francis F. Galauran, Mario C. Dator & Jezrel D. Encarnado</i> ON Semiconductor, PHILIPPINES	492

SESSION C7 – Molding Material and Process Characterization

C7-1	Studies On The Properties Of Silver Nanoparticles Filled Epoxy Composites For The Application Of Electrically Conductive Adhesives(Ecas) In Electronic Packaging. <i>D. I. Tee¹, M. Mariatti², K. F. Chong² and C. H. See²</i> ¹ University Science Malaysia, MALAYSIA ² Intel Technology, MALAYSIA	496
C7-2	Laser as A Future Direction for Wafer Dicing : Parametric Study and Quality Assessment. <i>Lee Kha Shiuann.</i> Infineon, MALAYSIA	506
C7-3	Kinetic Study Of Disulfide Molecular Film For Cu-EMC Adhesion Promotion. <i>Cell KY Wong, Min Zheng, Bing Xu and Matthew M F Yuen.</i> Hong Kong University of Science and Technology, HONG KONG.	510

SUPPLEMENTARY PAPERS (Not to be presented)

S1	The Characterization of Power Supply Noise for Optical Mouse Sensor. <i>M.K. Md Arshad, U. Hashim, Chew Ming Choo</i> KOLEJ University Kejuruteraan Utara Malaysia (KUKUM), MALAYSIA	514
S2	Characterization of Robust Alignment Mark to Improve Alignment Performance. <i>¹Normah Ahmad, ¹Uda Hashim, ²Mohd Jeffery Manaf, ²Kader Ibrahim</i> ¹ KOLEJ University Kejuruteraan Utara Malaysia (KUKUM), MALAYSIA ² Silerra, MALAYSIA	518
S3	Debugging Expert system using Case-Based Reasoning in semiconductor industry. <i>Choo Choon Seong, Iznora Aini Zolkifly</i> Universiti Tun Abdul Razak (UNITAR), MALAYSIA	524

S4	A Review of First Level Interconnect Modeling Methodology <i>Richard Raymond Dimagiba, Shankar Ganapathysubramanian and Mitul Modi</i> Intel Corporation, Assembly Technology Development.	529
S5	Advantages & Challenges of Cold Ball Pull Test vs Conventional Ball Shear Test in the Assessment of Lead-free Solder Joint Performance. <i>Eu Poh Leng¹, Min Ding¹, Hoh Huey Jiun¹, Ibrahim Ahmad², Kamarudin Hazlinda^{1&2}</i> ¹ Freescale Semiconductor, MALAYSIA ² University Kebangsaan Malaysia, MALAYSIA	534
S6	Lead-free Flux Effect in Lead-free Solder Joint Improvement <i>Eu Poh Leng¹, Min Ding¹, Ibrahim Ahmad², Hoh Huey Jiun¹, Kamarudin Hazlinda^{1&2}</i> ¹ Freescale Semiconductor, MALAYSIA ² University Kebangsaan Malaysia, MALAYSIA	541