



# 2007 IEEE International Integrated Reliability Workshop Final Report

Stanford Sierra Conference Center  
S. Lake Tahoe, California  
October 15-18, 2007

Sponsored by  
the IEEE Electron Devices Society and  
the IEEE Reliability Society



# contents

Foreword .....	vii
Keynote address abstract .....	ix
<b>PLATFORM TECHNICAL PRESENTATIONS</b>	
A new smart $V_{th}$ -extraction methodology considering recovery and mobility degradation due to NBTI <i>C. Schlünder, M. Hoffmann, R.-P. Vollertsen, G. Schindler, W. Heinrigs, W. Gustin, H. Reisinger</i> .....	1
A rigorous study of measurement techniques for negative bias temperature instability <i>T. Grasser, P.-J Wagner, P. Hehenberger, W. Göss, B. Kaczer</i> .....	6
Atomic-scale defects involved in NBTI in plasma-nitrided pMOSFETs <i>J.P. Campbell, P.M. Lenahan, A.T. Krishnan, S. Krishnan</i> .....	12
Effect of NBTI degradation on transistor variability in advanced technologies <i>S. Pae, J. Maiz, C. Prasad</i> .....	18
Enhanced PMOS NBTI degradation due to halo implant channeling in a DGO CMOS process <i>D. Brisbin, J. Yang, S. Bahl, C. Parker</i> .....	22
Charging and discharging of oxide defects in reliability issues <i>W. Göss, T. Grasser</i> .....	27
SRAM stability analysis considering gate oxide SBD, NBTI and HCI <i>J. Qin, X. Li, J.B. Bernstein</i> .....	33
Investigation of NBTI recovery induced by conventional measurements for pMOSFETs with ultra-thin SiON gate dielectrics <i>L. Jin, M. Xu</i> .....	38
Charge-gain program disturb mechanism in split-gate flash memory cell <i>V. Markov, K. Korablev, A. Kotov, X. Liu, Y.B. Jia, T.N. Dang, A. Levi</i> .....	43
Scaling tunneling oxide to 50Å in floating-gate logic NVM at 65nm and beyond <i>B. Wang, M. Niset, Y. Ma, H. Nguyen, R. Paulsen</i> .....	48
A simple and accurate method to extract neutral threshold voltage of floating gate flash devices and its application to flash reliability characterization <i>G. Tao, H. Chauveau, D. Boter, D. Dormans, R. Verhaar</i> .....	52
New approach for the assessment of the effect of plasma induced damage on MOS devices and subsequent design manual rules <i>A. Martin</i> .....	57
Charge pumping revisited – the benefits of an optimized constant base level charge pumping technique for MOS-FET analysis <i>T. Aichinger, M. Nelhiebel</i> .....	63
Characterization and analysis of gate-induced-drain-leakage current in 45nm CMOS technology <i>X. Yuan, J.-E. Park, J. Wang, E. Zhao, D. Ahlgren, T. Hook, J. Yuan, V. Chan, H. Shang, C.-H. Liang, R. Lindsay, S. Park, H. Choo</i> .....	70
Electromigration multistress pattern technique for copper drift velocity and Black’s parameters extraction <i>L. Doyen, X. Federspiel, L. Arnaud, F. Terrier, Y. Wouters, V. Girault</i> .....	74

Optimized structure design for wafer level electromigration tests <i>X. Federspiel, D. Ney, G. Sers, L. Doyen</i> .....	79
Programming conditions for silicided poly-Si or copper electrically programmable fuses <i>H. Suto, S. Mori, M. Kanno, N. Nagashima</i> .....	84
Reliability investigation of NiPtSi electrical fuse with different programming mechanism <i>C. Tian, D. Moy, B. Messenger, C. Kothandaraman, J. Safran, S. Wu, N. Robson, S.S. Iyer</i> .....	90
Defects in the interfacial layer of SiO <sub>2</sub> -HfO <sub>2</sub> gate stacks: Depth distribution and identification <i>O. Ghobar, D. Bauza, B. Guillaumot</i> .....	94
Charge trapping of ultra-thin ZrHfO <sub>x</sub> /RuO <sub>x</sub> /ZrHfO <sub>x</sub> high-k stacks <i>R. Wan, C.-H. Lin, Y. Kuo, W. Kuo</i> .....	99
New defect generation in nitrogen contented nMOS high-k devices <i>D. Heh, P.D. Kirsch, C.D. Young, C.Y. Kang, G. Bersuker</i> .....	103
Direct observation of electrically active interfacial layer defects which may cause threshold voltage instabilities in HfO <sub>2</sub> based MOSFETs <i>J.T. Ryan, P.M. Lenahan</i> .....	107
Characterization of interface and bulk oxide traps in SiC MOSFETs with epitaxially grown and implanted channels <i>M. Gurfinkel, J. Kim, S. Potbhare, H.D. Xiong, K.P. Cheung, J. Suehle, J.B. Bernstein, Y. Shapira, A.J. Lelis, D. Habersat, N. Goldsman</i> .....	111
<b>POSTER PRESENTATIONS—REFEREED</b>	
Investigation of substrate injection disturb mechanism in high density flash FPGA devices <i>S.R. Kim, N. Chan, B. Sharokhi, H. Micael, J. Yaonan, S. Samiee, K.J. Han, B. Cronquist</i> .....	114
Fast wafer level reliability assessment of ultra thick oxides under impact ionization conditions <i>A.. Aal</i> .....	117
80V HVD MOS reliability characterization for 0.6 $\mu$ m and 0.35 $\mu$ m technologies <i>C. Heffernan, M. Forde</i> .....	121
Comparison of line stress predictions with measured electromigration failure times <i>R.R. Morusupalli, W.D. Nix, J.R. Patel</i> .....	124
Comprehensive hot carrier mechanism investigation of 40V LDNMOS transistor <i>Y.-C. Wang, Y.-P. Chen, J.-S. Li, K.-C. Su</i> .....	128
Optimized reliability guardbands using variation aware junction temperature models <i>P. Pereira, D. Kim, P. O'Shea</i> .....	132
Process variabilities and performances in a 90nm embedded SRAM <i>M.Y.S. Min, P. Maurine, M. Bastian, M. Robert</i> .....	135
A reliability study in p-channel punchthrough for ASIC CMOS I/O buffer leakage <i>E. Spory</i> .....	139
Impact of DRAM process technology on neutron-induced soft errors <i>L. Borucki, G. Schindlbeck, C. Slayman</i> .....	143
DC bias effects on data retention at room temperature in SONOS nonvolatile memory devices <i>J.-M. Hwang, T. Wallinger</i> .....	147

**TUTORIAL ABSTRACTS**

Detection of atomic scale defects in MOS reliability problems  
*P.M. Lenahan* ..... 150

Current issues in SRAM reliability  
*B. Woolery* ..... 150

Reliability of floating-gate flash memories  
*N. Mielke* ..... 151

Reliability assessment methodology for high-k gate stacks  
*G. Bersuker* ..... 151

Beam-based defect localization in ICs  
*E.I. Cole Jr.* ..... 152

Semiconductor device scaling: general trends and reliability implications for space  
*A. Johnston* ..... 152

**DISCUSSION GROUP (DG) REPORTS**

DG: NBTI ..... 153

DG: High-k dielectric stacks ..... 155

DG: Interconnects ..... 156

DG: Product reliability ..... 157

**SPECIAL INTEREST GROUP (SIG) REPORT**

SIG: fast Wafer Level Reliability (fWLR) Monitoring ..... 159

BIOGRAPHIES ..... 161

PICTURES ..... 164