

2007 IEEE North-East Workshop on Circuits and Systems

**Montreal, QC, Canada
5-8 August 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07NEW-PRT
1-4244-1163-7
978-1-4244-1163-4

Table of Contents

Design and Operating Characteristics of a Reconfigurable Clock Distribution Network	1
<i>Atanu Chattopadhyay, Zeljko Zilic</i>	
A 1-V Fully Differential Sample-and-Hold Circuit using Hybrid Cascode Compensated DT MOS-based Folded OTA.....	5
<i>Christian J. B. Fayomi, Hervé F. Achigui, Gilson I. Wirth, Tadeusz Kwasniewski</i>	
A Systolic Array for Sequence Comparison based on Two-Logic-Levels Processing Element.....	9
<i>Nasreddine Hireche, J.M. Pierre Langlois, Gabriela Nicolescu</i>	
Wideband Flexible Transmitter and Receiver Pair for Implantable Wireless Neural Recording Applications.....	13
<i>Ming Yin, Maysam Ghovanloo</i>	
A Bifeature Voiced/Unvoiced Discrimination Algorithm for Speech Signals in the Presense of Noise.....	17
<i>C. Shahnaz, W.-P. Zhu, M.O. Ahmad</i>	
Improving LPC Analysis of Speech in Additive Noise	21
<i>A. Trabelsi, F.R. Boyer, Y. Savaria, M. Boukadoum</i>	
Low-Power High-Accuracy Compact Implementation of Analog Wavelet Transforms.....	25
<i>Forough Ensandoust, Benoit Gosselin, Mohamad Sawan</i>	
Optimal Spacing for a Polar Look-up Table Predistorter	29
<i>Seydou N. Ba, Khurram Waheed, G. Tong Zhou</i>	
Low Power oriented Hardware dependent Software Implementation in MPSoC Architectures.....	33
<i>Lobna Kriaa, Aimen Bouchhima, Atef Houari, Marius Gligor, Frédéric Pétrot</i>	
Low Power Design Of Motion Compensation Module For Mpeg-4 Video Transcoder In Dct-Domian	37
<i>W.H.. Cheung, A. J. Al-Khalili, W. Lynch</i>	
Two Sparsity-Controlled Schemes for 1-Norm Support Vector Classification.....	41
<i>Shih-Yu Chiu, Leu-Shing Lan, Yu-Cheng Hwang</i>	
Genetic Algorithm and Its Application for the Design of QMF Banks with Canonical Signed Digit Coefficients: A Comparative Study and New Results	45
<i>P. Samadi, M. Ahmadi</i>	
High Robustness to Quantification Effect of an Adaptive Filter based on Genetic Algorithm.....	49
<i>Daniel Massicotte, Didier Eke</i>	
A Fast Block-Based Motion Estimation Using Early Stop Search Techniques for H.264/AVC Standard	53
<i>Yasser Ismail, Mohamed Elgamel, Magdy A. Bayoumi</i>	
RF Lamb Wave Resonators in Bandpass Delta-Sigma Converters for Digital Receiver Architectures	57
<i>Desvergne M., Vincent P., Deval Y., Bégueret J-B.</i>	
Phase Synthesis Using Coupled PLLs.....	61
<i>S.P. Anand Iyer, Omid Oliaei</i>	
Frequency of Oscillation for a Multi-Band Voltage Controlled Ring Oscillator	65
<i>Sinisa Milicevic, Leonard MacEachern, Samy Mahmoud</i>	
Optimized Realization of Large-Size Two's Complement Multipliers on FPGAs.....	69
<i>Shuli Gao, Dhamin Al-Khalili, Nouredine Chabini</i>	
Performance of Parallel Prefix Adders implemented with FPGA technology	73
<i>Konstantinos Vitoroulis, Asim J. Al-Khalili</i>	
Fast True Random Generator in FPGAs.....	77
<i>Jean-Luc Danger, Sylvain Guilley, Philippe Hoogvorst</i>	
FPGA Emulation Environment of Different Digital Carrier Synchronizers.....	81
<i>Asif Iqbal Ahmed, Sayed Hafizur Rahman, Ghiath Al-Sammane, Otmane Ait Mohamed</i>	

Table of Contents

Frequency-Domain Small-Signal Modeling of a Three-Phase Four-Wire Shunt Active Power Filter	85
<i>H.Y. Kanaan, S. Georges, A. Hayek, K. Al-Haddad</i>	
On the performance of Double-Gate MOSFET circuit applications.....	89
<i>Ilham Hassoune, Ian O'Connor, David Navarro</i>	
High Performance CMOS Symmetric Low Swing to High Swing Converter for On-Chip Interconnects.....	93
<i>Jose C. Garcia, Juan A. Montiel-Nelson, H. Navarro, J. Sosa, Saeid Nooshabadi</i>	
Digital Filtering of Toroidal Sensor-array Signals using 3D IIR Frequency-planar Filters.....	97
<i>H.L.P. Arjuna Madanayake, Leonard T. Bruton</i>	
An ARMA System Identification Scheme in the Presence of Noise.....	101
<i>S.A. Fattah, W.-P. Zhu, M.O. Ahmad</i>	
Architecture for Efficient GALS Support in Commercial FPGAs.....	105
<i>René Gagné, Jean Belzile, Claude Thibeault</i>	
Toward On-Chip JIT Synthesis on Xilinx VirtexII-Pro FPGAs	109
<i>Etienne Bergeron, Marc Feeley, Jean Pierre David</i>	
Design of a Family of Novel CNTFET-based Dynamically Reconfigurable Logic Gates.....	113
<i>J. Liu, I. O'Connor, D. Navarro, F. Gaffiot</i>	
Acoustic Interrogation of Soil and Possible Remote Detection of Shallow Buried Inclusions	117
<i>Laura E. Gilcrist, Gregory S. Baker, Saravanan Swaminathan, Donald P. Visco Jr., Ramesh Bharadwaj, Supratik Mukhopadhyay, Krishna Shenai, Surajit Sen</i>	
Novel CMOS Analog Signal Processing Technique for Solid-State X-Ray Sensors	121
<i>Rafal Dlugosz+, Kris Iniewski</i>	
Provably Passive Second Order Model Order Reduction for Package Parasitics using Spectral Zeros	123
<i>Mehboob Alam, Arthur Nieuwoudt, Yehia Massoud</i>	
A Methodology for Parallel Synthesis of Zero Skew Differential Clock Distribution Networks.....	127
<i>Houman Zarrabid, Zeljko Zilic£, A.J.Al-Khalilid, Yvon SavariaS</i>	
A Real Time Image Reconstruction Algorithm For An Integrated Fingerprint Sensor	131
<i>Mhamed Hamine, Yves Audet, Jean-Pierre David</i>	
Robust Video Watermarking Using Perceptual Information and Motion Vector.....	135
<i>Antonio Ceddillo-Hernandez, Mariko Nakano-Miyatake, Luis Rojas-Cardenas, Hector Pérez-Meana</i>	
Efficient Design of 32-Bit Comparator Using Carry Look-Ahead Logic.....	139
<i>Sreehari Veeramachaneni, M.Kirithi Krishna, Lingamneni Avinash, Sreekanth Reddy P, M.B. Srinivas</i>	
A New Encoder Implementation for Low-Density Parity-Check Convolutional Codes.....	143
<i>Zhengang Chen, Ramkrishna Swamy, Stephen Bates</i>	
SystemC Validation of A Low Power Analog CMOS Image Sensor Architecture	147
<i>Arnaud Verdant, Patrick Villard, Antoine Dupret, Hervé Mathias</i>	
NEW Sensorless Vector Control Scheme For The Induction Motor Drives	151
<i>Osama S. Ebrahim, Praveen K. Jain</i>	
Sub-Band Anomaly Detection and Spatial Localization	155
<i>John F. N. Salik</i>	
New Adaptive Calibration Method for Time Interleaved Analog to Digital Converters	159
<i>Maher Jridi, Lilian Bossuet, Bertrand Le Gal, Dominique Dallet</i>	
Continuous-Time Delta-Sigma Modulator Based on High-Speed Low-Resolution A/D Converter	163
<i>A.Mariano, D. Dallet, Y. Deval, J-B. Bégueret</i>	
Design of Adiabatic Sequential Circuits Using Power- Gating technique	167
<i>Dong Zhou, Jianping Hu, Ling Wang</i>	

Table of Contents

A New Subthreshold Leakage Model for NMOS Transistor Stacks	171
<i>Hussam Al-Hertani, Dhamin Al-Khalili, Côme Rozon</i>	
Pre-Silicon Validation of On-Die Decoupling Capacitors in High Speed Microprocessors	175
<i>John S. Brunhaver II, Mondira Deb Pant</i>	
Knowledge-Aware Synthesis Using Hierarchical Graph-Based Sizing and Biasing.....	179
<i>Ramy Iskander, Dimitri Galayko, Marie-Minerve Louera, Andreas Kaiser</i>	
Nonlinearity Analysis in CMOS Triode Transconductor At Low and High Frequency.....	183
<i>H. Ghazzaghi, G. A. Rezaei Rad, A. Abrishmifar</i>	
Fully-Integrated Bipolar-Based LNA for W-CDMA Application: Theory, Design and Implementation	187
<i>Cristian Pavão Moreira, Eric Kerherve, Pierre Jarry, Thierry Taris, Didier Belot</i>	
Efficiency Considerations for DT-CNN Hardware.....	189
<i>Suleyman Malki, Lambert Spaanenbourg</i>	
Constraint-based Voltage Island Partitioning.....	193
<i>Dipanjan Sengupta, Resve Saleh</i>	
A Very Fast and Low-power Time-Discrete Spread-Spectrum Signal Generator.....	197
<i>A. Cabrini, A. Carbonini, I. Galdi, F. Maloberti</i>	
Self-testing of sigma-delta MEMS sensors using BIMBO.....	201
<i>J. Juillard, E. Colinet</i>	
Layout Considerations for S. Modulators Using Data Weighted Averaging.....	205
<i>Arash Mehrabi, Omid Oliaei</i>	
A Sigma-Delta Modulator with Optimized Biquad-based Loop Filter for WCDMA Application.....	209
<i>Bahar Jalali Farahani, Mohammed Ismail</i>	
Timing-Constrained Redundant Via Insertion for Yield Optimization.....	213
<i>Jin-Tai Yan, Bo-Yi Chiang, Zhi-Wei Chen</i>	
Improved Hardware Accelerated FPGA Placement with Node Swap.....	217
<i>Christian Fobel, Gary Grewal, Andrew Morton</i>	
Software defined radio layer for IR-UWB systems in Wireless Sensor Network Context.....	221
<i>Aubin Lecoindre, Daniela Dragomirecu, Robert Plana</i>	
A WCDMA Multipath Searcher Based on a Wave Pipeline Method.....	225
<i>Pierre-André Laporte, Daniel Massicotte, Chunyan Wang, Messaoud Ahmed-Ouameur</i>	
Generation Of Transfer Functions Yielding Monotonic Frequency Responses By The Integration Of Butterworth Polynomials	229
<i>Venkat Ramachandran, Christian S.Gargour, Ravi P.Ramachandran</i>	
Towards a High-Throughput and Low Power Reconfigurable Architecture of Advanced OFDM Modulator for Software-Defined Radio Systems	233
<i>C. Sahnine, N. Zergainoh, D. Callonnec, F. Petrot</i>	
Predicting Cpu Requirements With Variability Equations Of Zf-Sqrd And Rake Receiver In A Dsp Context.....	237
<i>S. Futch, C. Thibeault, F. Gagnon</i>	
A Two-Stage Multi-path Searcher for Uplink WCDMA Base Station	241
<i>Min Yang, M.N.S Swamy, M.O. Ahmad</i>	
SCIL Processor - a CIL Processor for Embedded Systems	245
<i>Tongyao Zhou, Luc Charest, El Mostapha Aboulhamid</i>	
Test Time Minimization for System-On-Chip with Test Bus Assignment and Sizing.....	249
<i>Haidar M. Harmanani, Rachel Sawan</i>	

Table of Contents

A Novel 8T SRAM Cell With Improved Read-SNM.....	253
<i>Abhijit Sil, Soumik Ghosh, Magdy Bayoumi</i>	
A Single-Chip Ring-Based Multiprocessor with Region-Level Filtering of Coherence Traffic.....	257
<i>Edmond Cote, Naraig Manjikian</i>	
Performance Enhancement and High-Level Specification of a Pipelined Processor in Programmable Logic.....	261
<i>Naraig Manjikian, Jonathan Roth</i>	
Accurate Testability Analysis Based-on Multi- Frequency Test Generation and a New Testability Metric.....	265
<i>A. Abderrahman, Y. Savaria, A. Khouas, M. Sawan</i>	
On the Design of Incremental Converters	269
<i>M. Belloni, C. Della Fiore, F. Maloberti, M. Garcia Andrade</i>	
Blocking-Aware Task Assignment for Wormhole Routed Network-on-Chip.....	273
<i>S. Bourduas, H. Chan, Z. Zilic</i>	
Impact of Technology Scaling on Leakage Reduction Techniques	277
<i>Payam Ghafari, Mohab Anis, Mohamed Elmasry</i>	
Fast Algorithm for Transient Analysis of Distributed Interconnects Including Driver and Load.....	281
<i>L. Filipovic, R. Achar, M. Nakhla</i>	
Passive Macromodeling of Transmission Line Type Interconnects Characterized by Tabulated Data	285
<i>Andrew Charest, Michel Nakhla, Ram Achar</i>	
A Universal Radio Frequency Receiver Architecture Based on Sampled Analog Signal Processing.....	289
<i>Francois Rivet, Yann Deval, Jean-Baptiste Begueret, Dominique Dallet, Didier Belot</i>	
2.4-GHz Frequency Synthesizer with Open Loop FSK Modulator for WPAN Applications	293
<i>W. Rahajandraibe, L. Zaïd, V. Cheynet de Beaupré, G. Bas</i>	
Architectural Exploration of Optical and Electrical Interconnects in MPSoC.....	297
<i>Matthieu Brière, Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, Fabien Mieyeville, Frederic Gaffiot, I. O'Connor</i>	
System-Level Design Aspects of a DAC Calibration Technique for Bandpass Delta-Sigma Modulators	301
<i>Ghyslain Gagnon, Leonard MacEachern</i>	
Design Techniques for High Speed Current Steering DACs.....	305
<i>Ilias Benamrane, Yvon Savaria</i>	
A Micropower Multi Decade Dynamic Range Current- Mode True RMS-to-DC Converter	309
<i>Ebrahim Farshidi, Sayed Masoud Sayedi</i>	
Run-time Verification using the VHDL-AMS Simulation Environment.....	313
<i>Zhi Jie Dong, Mohamed H. Zaki, Ghiath Al Sammane, Sofiene Tahar, Guy Bois</i>	