

**2008 International Symposium on
VLSI Technology, Systems and Applications**

21 - 23 April 2008

Hsinchu, Taiwan

TABLE of CONTENT

PLENARY SESSION

Technical Program Chair: Roger De Keersmaecker (IMEC, Belgium)

Co-Chair: Yi-Jen Chan (EOL/ITRI, Taiwan)

K1 Solving Automotive Challenges with Electronics

Anton Mueller 1

K2 Integrated Micromechanical Radio Front-Ends

Clark T. C. Nguyen 3

K3 Future Memory Technology: Challenges and Opportunities

Kinam Kim 5

SESSION 1: Novel Devices

Co-Chairs: Hsing-Huang Tseng (SEMATECH, USA)

Tahui Wang (National Chiao Tung University)

T11 The New Scaling Paradigm (Invited)

Paolo Gargini 10

T12 Green Transistor - A V_{DD} Scaling Path for Future Low Power ICs (Invited)

Chenming Hu, Daniel Chou, Pratik Patel and Anupama Bowonder 14

T13 First Demonstration of Deep Sub-Micron Germanium-on-Insulator PMOSFET with Adapted Threshold Voltage

A. Pouydebasque, C. Le Royer, C. Tabone, K. Romanjek, E. Augendre, L. Sanchez, J.-M. Hartmann,
H. Grampeix, V. Mazzocchi, S. Soliveres, R. Truche, L. Clavelier and S. Deleonibus 16

T14 Variable-Threshold-Voltage FinFETs with a Control-Voltage Range within the Logic-Level Swing Using Asymmetric Work-Function Double Gates

S. O'uchi, K. Sakamoto, K. Endo, M. Masahara, T. Matsukawa, Y. X. Liu, M. Hioki, T. Nakagawa, T. ekigawa,
H. Koike and E. Suzuki 18

T15 Enhanced Performance and SRAM Stability in FinFET with Reduced Process Steps for Source/Drain Doping

J.-W. Yang, H. R. Harris, M. M. Hussain, B. Sassman, H.-H. Tseng and R. Jammy 20

T16 Hysteretic Inverter-on-a-body-tied-wire Based on less-than-10mV/decade Abrupt Punch-through Impact Ionization MOS (PIMOS) Switch

K. E. Moselund, V. Pott, D. Bouvet and A. M. Ionescu 22

T17 P-Channel I-MOS Transistor Featuring Silicon Nano-Wire with Multiple-Gates, $Si_{1-y}C_y$ I-region, in situ doped $Si_{1-y}C_y$ Source, and Sub-5 mV/decade Subthreshold Swing

Eng-Huat Toh, Grace Huiqi Wang, Doran Weeks, Ming Zhu, M. Bauer, Jennifer Spear, Lap Chan,
Shawn G. Thomas, Ganesh Samudra and Yee-Chia Yeo 24

T18 <i>In-Situ</i> Surface Passivation and Metal-Gate/High-k Dielectric Stack Formation for N-channel Gallium Arsenide Metal-Oxide-Semiconductor Field-Effect Transistors	
Hock-Chun Chin, Ming Zhu, Sung-Jin Whang, Chih-Hang Tung, Ganesh S. Samudra and Yee-Chia Yeo	26

SESSION 2: Processing Technology

Co-Chairs: Toyohiro Chikyow (NIMS, Japan)

Peter Zhao (ProMOS Technology, Taiwan)

T21 BEOL Advance Interconnect Technology Overview and Challenges (Invited)	
L.C Hsia	28
T22 Performance and Lakage Optimization in Carbon and Fluorine Co-implanted pMOSFETs	
B.J. Pawlak, R. Duffy, J.C. Hooker, T. Hoffman, S. B. Felch, P. Eyben, P. Absil, S. Biesemans and R.J.P. Lander	30
T23 A Carbon Co-implantation Technique for Formation of Steep Halo for nFET Short Channel Effect Improvement and Performance Boost	
Chung Foong Tan, Jae Gon Lee, Lee Wee Teo, Chunshan Yin, Gang Lin, Elgin Quek and Sanford Chu	32
T24 Effect of End-of-Range Defects on Device Leakage in Direct Silicon Bonded (DSB) Technology	
Haizhou Yin, M. Hamaguchi, K.L. Saenger, C.Y. Sung, R. Hasumi, K. Ohuchi, R. Zhang, J. Cai, J.A. Ott, X. Chen, Z.J. Luo, N. Rovedo, K. Fogel, G. Pfeiffer, R. Kleinhenz, D.K. Sadana, M. Takayanagi, K. Ishimaru, T.H. Ning, D.-G. Park and G. Shahidi	34
T25 A New Salicidation Process with Solid Antimony (Sb) Segregation (SSbS) for Achieving Sub-0.1 eV Effective Schottky Barrier Height and Parasitic Series Resistance Reduction in N-Channel Transistors	
Hoong-Shing Wong, Alvin Tian-Yi Koh, Hock-Chun Chin, Rinus Tek-Po Lee, Lap Chan, Ganesh Samudra and Yee-Chia Yeo	36
T26 Schottky Source/Drain CMOS Device Optimization with Dopant-Segregated NiPt Silicide	
Y. T. Huang, P. W. Liu, W. T. Chiang, T. L. Tsai, C. H. Tsai, C. T. Tsai and G. H. Ma	38
T27 Controlled Threshold Voltage of High-Mobility Ge pMOSFETs with High-k/Metal Gate on Epitaxial Ge Films on Si Substrates	
Jungwoo Oh, Prashant Majhi, Hideok Lee, Ooksang Yoo, Sehoon Lee, Sanjay Banerjee, Hsing-Huang Tseng and Raj Jammy	40
T28 Novel Silicon Surface Pre-Treatment (SSPT) Technique for CMOS Device Performance Boosting	
Da-Yuan Lee, C.C. Chen, C.H.Huang, P.S. Lim, M.H. Chan, M.S. Yeh, C.S. Huang, H.J. Tao and Y.J. Mii	42

SESSION 3: Charge Trapping and Nano Crystal Non-Volatile Memories

Co-Chairs: Luan Tran (TSMC, Taiwan)

Ming-Jer Kao (EOL/ITRI, Taiwan)

T31 Periphery Scaling Challenges for NVM (Invited)	
Adam Brand	44
T32 High Charge Storage Characteristics of CeO₂ Nanocrystals for Novolatile Memory Applications	
Shao-Ming Yang, Jiun-Jia Huang, Chao-Hsin Chien, Pei-Jer Taeng, Lurng-Shehng Lee, Ming-Jinn Tsai and Tan-Fu Lei	48

T33	Highly Thermally Stable and Reproducible of ALD RuO₂ Nanocrystal Floating Gate Memory Devices with Large Memory Window and Good Retention	
	S. Maikap, W. Banerjee, P.-J. Tzeng, T.-Y. Wang, C.H. Lin, T.C. Tien, L.S. Lee, J.-R. Yang, M.-J. Kao and M.-J. Tsai	50
T34	Study of Intra-Nitride Charge Transport of SONOS-Type Devices Using Gate-Sensing and Channel-Sensing Transient Analysis Method	
	Pei-Ying Du, Hang-Ting Lue, Szu-Yu Wang, Erh-Kun Lai, Tiao-Yuan Huang, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu	52
T35	Tunnel Oxide Dipole Engineering in TANOS Flash Memory for Fast Programming with Good Retention and Endurance	
	Y.N. Tan, H.C. Wen, C. Park, D.C. Gilmer, C.D. Young, D. Heh, P. Sivasubramani, J. Huang, P. Majhi, P.D. Kirsch, B. H. Lee, H. H. Tseng and R. Jammy	54
T36	A High Performance and Scalable FinFET BE-SONOS Device for NAND Flash Memory Application	
	Tzu-Hsuan Hsu, Hang-Ting Lue, Wu-Chin Peng, Ya- Chin King, Chia-Wei Wu, Szu-Yu Wang, Ming-Tsung Wu, Shih-Ping Hong, Jung-Yu Hsieh, Tahone Yang, Kuang-Chao Chen, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu	56
T37	Highly Reliable MA BE-SONOS (Metal-Al₂O₃ Bandgap Engineered SONOS) Using a SiO₂ Buffer Layer	
	Sheng-Chih Lai, Hang-Ting Lue, Chien-Wei Liao, Tai-Bor Wu, Ming-Jui Yang, Yi-Hsien Lue, Jung-Yu Hsieh, Szu-Yu Wang, Guang-Li Luo, Chao-Hsin Chien, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu	58
T38	26 kbit Two Transistor Low Voltage/Low Power NOR Charge Trapping Flash Memory with HfSiON and TiN Metal Gate	
	D.S. Golubovii, M.J. van Duuren, M. Boutchich and N. Akil	60
T39	High Endurance Multi-gate TiN Nanocrystal Memory Devices with High-k Blocking Dielectric and High Work Function Gate Electrode	
	C.P. Lu, C.K. Luo, B.Y. Tsui, C.H. Lin, P.J. Tzeng, C.C. Wang, H.Y. Lee, D.Y. Wu and M.-J. Tsai	62

SESSION 4: POST-CMOS (all invited talks)

Co-Chairs: Luan Tran (TSMC, Taiwan)

Ming-Jinn Tsai (EOL/ITRI, Taiwan)

T41	Molecule Nanoelectronics	
	Latha Venkataraman	64
T42	Landscape of Combinatorial Materials Exploration and High Throughput Characterizations for the Post-CMOS Devices	
	T.Chikyow, T.Nagata, N.Umezawa, M.Yoshitake, K.Ohmori, T.Yamada, H. Watanabe, K.Shiraiishi and H. Koinuma	66
T43	Post CMOS Nanoelectronics Research for the Next Generation Logic Switches	
	C. Y. Sung	68
T44	Spin-dependent Phenomena and Their Implementation in Spintronic Devices	
	Bernard Dieny	70

T45 New Functionality and Ultra Low Power: Key Opportunities for the Post-CMOS Era	
Adrian Ionescu	72
T46 Progress and Future of Carbon-based Electronics	
Yu-Ming Lin.....	74

SESSION 5: Memories

Co-Chairs: Chung Lam (IBM, USA)

Hang-Ting Lue (MXIC, Taiwan)

T51 Enabling Technologies for 3D Chip Stacking (Invited)	
Patrick Leduc	76
T52 Capacitor over Bitline (COB) DRAM Cell and its Contributions to High Density DRAMs (Invited)	
Shinichiro Kimura	79
T53 A 45nm NOR Flash Technology with Self-Aligned Contacts and 0.024μm^2 Cell Size for Multi-level Applications	
R.Fastow, R.Banerjee, P.Bjeletich, A.Brand, H.Chao, J.Gorman, X.Guo, J.B.Heng, N.Koenigsfeld, S.Ma, A.Masad, S.Soss and B.J.Woo	81
T54 Drain Read Disturb Assessment of NOR Flash Memory	
Yung-Huei Lee, Neal Mielke, William McMahon, Yin-Lung R. Lu, Qingru Meng and Linda Jiang	83
T55 The Role of Shallow Trench Isolation on Channel Width Noise Scaling for Narrow Width CMOS and Flash Cells	
Yin-Lung Ryan Lu, Yu-Ching Liao, William McMahon, Yung-Huei Lee, Helen Kung, Richard Fastow and Sean Ma...	85
T56 A Study of Slow Erasing Speed at Edge Cell in Nano-Scale NAND Flash Memory	
Hsin-Heng Wang, Chiu-Tsung Huang, Shin-Hsien Chen, Ricky Kuo, Sophia Liu, Ling-Kuey Yang, Houng-Chi Wei, Saysamone Pittikoun, P. Riichiro Shirota and Chin-Chen Cho	87
T57 Split-Gate Flash MLC with Self-limiting Programming	
James Yingbo Jia, Douglas Lee, Yueh-Hsin Chen, Chien-Sheng Su, Bomy Chen, S.W. Wang, C.J. Shieh, Allan Huang, Yi-Shin Chu, Jen-Sheng Yang, Derek Lin, Yung-Tao Lin and Chung Wang	89

SESSION 6: CMOS I - Advanced Devices

Co-Chairs: Yee-Chia Yeo (National University of Singapore)

Mike Ma (UMC, Taiwan)

T61 Advanced Nano CMOS Platform using Carrier-Transport-Enhanced Channels (Invited)	
Shinichi Takagi	91
T62 Optimal PD-SOI Technology for High Performance Applications	
W. T. Chiang, P. W. Liu, Y. T. Huang, T. L. Tsai, Y. H. Lin, C. H. Tsai, Y. Laplanche, J.-L. Pelloie, C. T. Tsai and G. H. Ma	93
T63 Effects of Through-BOX Vias on SOI MOSFETs	
C.L. Chen, C.K. Chen, P.W. Wyatt, P.M. Gouker, J.A. Burns, J.M. Knecht, D-R. Yost, P. Healey and C.L. Keast	95
T64 Access Transistor Design and Optimization for 65/45nm High Performance SOI eDRAM	
G. Wang, P. Parries, K. Cheng, K. Amarnath, J. Cai, G. Freeman, P. Agnello and S.S. Iyer	97

T65 Integration of Millisecond Flash Anneal on CMOS Devices for DRAM Manufacturing	
Shian-Jyh Lin, Chao-Sung Lai, Sheng -Tsung Chen, Yi-Jung Chen, Brady Huang, Neng-Tai Shih, Chung-Yuan Lee and Pei-Ing Lee	99
T66 Characteristics of Poly-Si Nanowire Transistors with Multiple-Gate Configurations	
Hsing-Hui Hsu, Horng-Chih Lina,, Ko-Hui Lee, Jian-Fu Huang and Tiao-Yuan Huang	101

SESSION 7: High Voltage Devices and Process (all invited talks)

Co-Chairs: Clement H. Wann (TSMC, Taiwan)

Sheng Fu Horng (EOL/ITRI, Taiwan)

T71 Recent advancement in high voltage power devices and ICs	
--Challenges to achieve silicon limit characteristics--	
Akio Nakagawa	103
T72 Mobile Charge Induced Breakdown Instability in 700V LDMOSFET	
Chun-Lin Tsai	105
T73 Innovative Power Semiconductor Solutions towards Better Energy Efficiency	
Taehoon Kim and Chong Man Yun	109
T74 Low-Leakage SMARTMOS™ 10W Technology At 0.13μm Node with Optimized Analog, Power and Logic Devices for SOC Design	
Hongning Yang and Jiang-Kai Zuo	111
T75 Innovative High Voltage Transistors for Complex HV/RF SoCs in Baseline CMOS	
Jan Sonsky	115
T76 Advances in Power Electronics	
Salvatore Coffa	117

SESSION 8: CMOS II - Strained Silicon

Co-Chairs: Michel Brillouët (CEA-Léti Minatec, France)

Meikei Jeong (TSMC, Taiwan)

T81 Thermal Budget Optimization on Strained Silicon-On-Insulator (SSOI) CMOS	
R. M. Huang, Y. H. Lin, S. H. Tsai, C. W. Yang, E. C. Liu, Y. S. Hsieh, Ian Cayrefourcq, C. T. Tsai and G. H. Ma	118
T82 The Ballistic Transport and Reliability of the SOI and Strained-SOI MOSFETs with 65nm Node and Beyond Technology	
E.R. Hsieh, Derrick W. Chang, S.S. Chung, Y.H. Lin, C.H. Tsai, C.T. Tsai and G.H. Ma	120
T83 Enhanced Stress Proximity Technique with Recessed S/D to Improve Device Performance at 45nm and Beyond	
S.S. Tan, S. Fang, J. Yuan, L. Zhao, Y.M. Lee, J.J. Kim, R. Robinson, J. Yan, J. Park, M. Belyansky, J. Li, R. Stierstorfer, S.D. Kim, N. Rovedo, H. Shang, H. Ng, Y. Li, J. Sudijono, E. Quek, S. Chu, R. Divakaruni and S.Iyer	122

T84 Integration Strategy of Embedded SiGe S/D CMOS from Viewpoint of Performance and Cost for 45nm-node and Beyond	
K. Ikeda, T. Miyashita, H. Ohta, Y. S. Kim, M. Fukuda, Y. Shimamune, N. Tamura, H. Fukutome, A. Hatada, K. Okabe, Y. Hayami, M. Tajima, H. Morioka, J. Ogura, K. Kawamura, H. Kurata, K. Sukegawa, S. Satoh, M. Kase and T. Sugii	124
T85 Strained FinFETs with In-situ Doped Si_{1-y}C_y Source and Drain Stressors: Performance Boost with Lateral Stressor Encroachment and High Substitutional Carbon Content	
Tsung-Yang Liow, Kian-Ming Tan, Doran Weeks, Rinus T. P. Lee, Ming Zhu, Keat-Mun Hoe, Chih-Hang Tung, M. Bauer, Jennifer Spear, Shawn G. Thomas, Ganesh S. Samudra, N. Balasubramanian and Yee-Chia Yeo	126
T86 Realization of Silicon-Germanium-Tin (SiGeSn) Source/ Drain Stressors by Sn implant and Solid Phase Epitaxy for Strain Engineering in SiGe Channel P-MOSFETs	
Grace Huiqi Wang, Eng-Huat Toh, Taw Kuei Chan, Thomas Osipowicz, Yong-Lim Foo, Chih Hang Tung, Guo-Qiang Lo, Ganesh Samudra and Yee-Chia Yeo	128
T87 Reduction of Layout Variations with Stress-compensated Hybrid STI Fills: A Comprehensive Analysis	
M. Stddede, G. Ilicali, E. Landgraf, M. Goldbach, S. Finsterbusch, J. Lindolf, J. Radecker and B. Uhlig	130

SESSION 9: Non-Volatile Memories

Co-Chairs: Stefan Lai (Ovonix, Inc, USA)

Benjamin Lin (PowerChip Semiconductor Corp., Taiwan)

T91 Cell Design Considerations for Phase Change Memory as A Universal Memory (Invited)	
Chung Lam	132
T92 Optimized Scaling of Diode Array Design for 32nm Node Phase Change Memory	
Kailiang Lu, Bipin Rajendran, Thomas D. Happ, Ricky M. Y. Ng, Hsiang-Lan Lung, Chung Lam and Mansun Chan	134
T93 1T2R Structure with Cross-Spacer for High-Density Phase Change Memory	
Chain-Ming Lee, Chih-Wei Chen, Wei-Su Chen, Der-Sheng Chao, Ming-Jung Chen, Philip H. Yen, Fred Chen, Ming-Jer Kao and Ming-Jinn Tsai	136
T94 RESET-Enhancing Features for Via-Heated Phase-Change Memory Cells	
F. T. Chen, J-T. Yeh, Der-Sheng Chao, M-J. Chen, P.Yen, C-M. Lee, J-W. Chen, W-S. Chen, M-J. Kao and M.-J. Tsai	138
T95 Temporal Changes of Parameters in Phase Change Memory	
I. Karpov, M. Mitra, D. Kau, G. Spadini, Y. A. Kryukov and V. Karpov	140
T96 Patterning of N:Ge₂Sb₂Te₅ Films and the Characterization of Etch Induced Modification for Non-Volatile Phase Change Memory Applications	
E. A. Joseph, T. D. Happ, S.-H. Chen, S. Raoux, C.-F. Chen, M. Breitwisch, A. G. Schrott, S. Zaidi, R. Dasaka, B. Yee, Y. Zhu, R. Bergmann, H.-L. Lun and C. Lam	142
T97 Unipolar Switching Characteristics for Self-Aligned WO_x Resistance RAM (R-RAM)	
Wei-Chih Chien, Erh-Kun Lai, Kuo-Pin Chang, Chien-Hung Yeh, Ming-Hsiang Hsueh, Yeong-Der Yao, Tuung Luoh, Sheng-Hui Hsieh, T. H. Yang, K. C. Chen, Yi-Chou Chen, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu	144

T98 HfO₂ Bipolar Resistive Memory Device with Robust Endurance using AlCu as Electrode

Heng-Yuan Lee, Pang-Shiu Chen, Tai-Yuan Wu, Ching-Chiun Wang, Pei-Jer Tzeng, Cha-Hsin Lin,

Frederick Chen, Chen-Hsin Lien and Ming-Jinn Tsai 146

SESSION 10: High-k Dielectrics**Co-Chairs:** Kentaro Shibahara (Hiroshima University, Japan)

Bing-Yue Tsui (National Chiao Tung University, Taiwan)

T101 Integration of High-k/Metal Gate Stacks for CMOS Application (Invited)

D.Y. Chen, C.T. Lin, Y.R. Hsu, C.H. Chang, H.Y. Wang, Y.S. Chiu and C.H. Yu 148

T102 Sub-nanometer scaling EOT on In_{0.53}Ga_{0.47}As with gate dielectric of Atomic Layer Deposition HfO₂

K.Y. Lee, Pen Chang, Y.C. Chang, M.L. Huang, Y.J. Lee and M. Hong 150

T103 Gate First Band Edge High-k/Metal Stacks with EOT=0.74nm for 22nm Node nFETs

J. Huang, P. D. Kirsch, M. Hussain, D. Heh, P. Sivasubramani, C. Young, D. C. Gilmer, C.S. Park,

Y. N. Tan, C. Park, H.R. Harris, P. Majhi, G. Bersuker, B. H. Lee, H.-H. Tseng and R. Jammy 152

T104 Achieving Low V_t (<-0.3V) and Thin EOT (~1.0nm) in Gate First Metal/High-k pMOSFET for**High Performance CMOS Applications**

C.S. Park, G. Bersuker, S.C. Song, H.B. Park, C. Burham, B.S. Ju, C. Park, P. Kirsch, B.H. Lee and R. Jammy 154

T105 Physical Characteristics of HfO₂ Dielectrics at the Physical Scaling Limit

P. S. Lysaght, J. C. Woicik, M. A. Sahiner, P. D. Kirsch, G. Bersuker, B.-H. Lee and R. Jammy 156

SESSION 11: Characterization and Modeling**Co-Chairs:** John Sudijono (Chartered Semiconductor Manufacturing, Singapore)

Chrong Jung Lin (National Tsing Hua University)

T111 Conformal Doping of FINFET's : A Fabrication and Metrology Challenge (Invited)

Wilfried Vandervorst 158

T112 Extending Technology Roadmap by Selective Device Footprint Scaling and Parasitics Engineering

Jie Deng, Lan Wei, Li-Wen Chang, Keunwoo Kim, Ching-Te Chuang and H.-S. Philip Wong 159

T113 Improved Layout Dependence in High Performance SiGe Channel CMOSFETs

P.W. Liu, W.T. Chiang, Y.T. Huang, T.L. Tsai, C.H. Tsai, C.T. Tsai and G.H. Ma 161

T114 Understanding Strain Effects on Double-Gate FinFET Drive-Current Enhancement, Hot-Carrier**Reliability and Ring-Oscillator Delay Performance via Uniaxial Wafer Bending Experiments**

Sagar Suthram, H.R. Harris, M.M. Hussain, C. Smith, C.D. Young, J.-W. Yang, K. Mathews,

K. Freeman, P. Majhi, H.-H. Tseng, R. Jammy and Scott E. Thompson 163

T115 Statistical Compact Modeling of Variations in Nano MOSFETs

Chung-Hsun Lin, Mohan V. Dunga, Darsen Lu, Ali M. Niknejad and Chenming Hu 165

T116 Abnormally High Current Local Fluctuations in Heavily Pocket-implanted Bulk Long MOSFET

Augustin Cathignol, Samuel Bordez, Antoine Cros, Krysten Rochereau and Girard Ghibaudo 167

2008 International Symposium on VLSI Technology, System and Applications Organization I