International Engineering Consortium

DesignCon 2008

February 4-7, 2008
Santa Clara, California, USA

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60560-345-2

Some format issues inherent in the e-media version may also appear in this print version.

Copyright (2008) by the International Engineering Consortium.

All rights reserved.

For permission requests, please contact the International Engineering Consortium at the address below.

International Engineering Consortium

300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114
Phone: +1-312-559-4100
Fax: +1-312-559-4111

info@iec.org

International Engineering Consortium

DesignCon 2008

TABLE OF CONTENTS

VOLUME 1

Clock Recovery Primer Part 1 1
Guy Foster

Clock Recovery Primer Part 2 21
Guy Foster

TRACK 1 | CHIP-LEVEL ARCHITECTURAL & FUNCTIONAL DESIGN

How to Quickly Create Complicated Message Sequence Charts Automatically without Spending Money on Software 55
Debra Klopfenstein

Designing and Verifying Ratio Synchronous Clocks (RSC) for High-Performance Low-Power Processors 73
Ping Yeung, Chris Kwok, Matt Berman, Harry Stuimer, Scott Wakefield, Eugena Talvola, Catherine Ahlschlager

ESL Driven Instrumentation Interfaces 91
Neal Stollon, Mark Burton

A Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization 116
Kazi Asaduzzaman, Tim Hoang, Kang-Wei Lai, Wanli Chang, Leon Zheng, Mian Smith, Sergey Shumarayev

Design and Application of Embedded Waveform Viewing Technology for Integrated Circuits 125
Gary McCormack, Eric Sweetman, Ian Kyles

Methods for Configurable Hardware Design 142
Craig Rawlings

Multimedia Application Specific Engine Design Using High-Level Synthesis 152
Nitin Chawla, Roberto Guizzetti, Yan Meroth, Arnaud Deleule, Vishal Gupta, Vinod Kathail, Pascal Urard

Evaluating Embedded Non-Volatile Memory for 65 nm and Beyond 176
Wlodek Kurjanowicz

On-Chip Instrumentation for In-System IP Validation of a 6 Gbps Serial ATA Platform Device 189
Martin Schrader, Miron Abramovici, Daniel Hoggar

HW/SW Partitioning Tradeoffs in 3G & WiMAX Wireless Base Stations 202
Jakob Saxtorph

Transaction Level Assertions in an Interface Definition Language 213
Dave Whipp

TRACK 2 | FUNCTIONAL AND PERFORMANCE VERIFICATION

Hope Is Not a (Verification) Strategy – Coverage Model Driven Functional Scenario Generation 228
Adnan Hamid

Bridging Block-Level to Top-Level CDC Verification: Hierarchical CDC Verification 245
Chris Kwok, Jean-Yves Larguier, Wesley Park, Japinder Singh, Andreas Meyer

A Python-Based SoC Validation and Test Environment 262
Nicolas Tribie, Olivier Fargant

Sources of Non-Determinism in Microprocessors 272
James Golab

How to Find if My Checker Is Complete and Exhaustive — A Set of Guidelines Using Systemverilog and Memory Controller Example 284
Leena Singh, Dinesh Malviya

Mixed-Signal Integration: Functional Verification in the Presence of Linear Analog Components 309
Thomas Sheffler

Visual Data Analysis Approach to Design Verification 327
Pandy Kalimuthu

Formal Verification Flow in FPGA Designs 339
Sanjana Nair, Vidyulatha Murthy

TRACK 3 | CHIP – LEVEL PHYSICAL DESIGN AND DFM

Using Programmable Logic for Receiver Offset and Yield Enhancement 349
Simar Maangat, Toan Nguyen, Wilson Wong, Tina Tran, Sergey Shumarayev, Tim Hoang

Packaging DfM into Design Service 360
Flavio Cali

TRACK 4 | CHIP – LEVEL ELECTRICAL AND PACKAGE DESIGN

Simulations and Characterizations for GHz On-Chip Power Delivery Network (PDN) 376
Vishram S. Pandit, Woong Hwan Ryu, Kirupa Pushparaj, Sankalp Ramanujam, Farag Fattouh

Process and Temperature Variations on Electrical Parameters of Wire-Bond BGA Packages: an Impact Analysis Using Simulation-Based DOE Methodology 388
Hui Liu, Hong Shi

FPGA I/O Timing Variations Due to Simultaneous Switching Outputs 399
Zhe Li, Iliya Zamek, Peter Boyle, Bozidar Krsnik

TRACK 5 | PCB AND PASSIVE COMPONENT TECHNOLOGY

Utilization of Buried Capacitance™ — A Case Study 420
Jun Fan, Norm Smith, Jim Knighten, John Andresakis, Yoshi Fukawa, Mark Harvey

Application of Foldy-Lax Multiple Scattering Method to Via Analysis in Multilayered Printed Circuit Board 437
Xiaoxiong Gu, Mark Ritter

Modeling Issues and Possible Solutions in the Design of High Speed Systems with Signals at 20 Gb/s 455
Antonio Ciccomancini Scogna, Jianmin Zhang, Kelvin Qiu, Qinghua Bill Chen

Solutions for Causal Modeling and a Technique for Measuring Causal, Broadband Dielectric Properties 480
Chad Morgan

ATE Interconnect Performance to 43 Gbps Using Advanced PCB Materials 501
Heidi Barnes, Jose Moreira, Tom McCarthy, William Burns, Crescencio Gutierrez, Mike Resso

TRACK 6 | HIGH-SPEED PARALLEL INTERFACE DESIGN

A Fast Algorithm to Instantly Predict FPGA SSN for Various I/O Pin Assignments 525
Geping Liu, Zhuyuan Liu, Kundan Chand, San Wong, Kaiyu Ren, Nafira Daud

Challenges in Implementing DDR3 Memory Interface on PCB Systems — A Methodology for Interfacing DDR3 SDRAM DIMM to an FPGA 545
Phil Murray, Feras Al-Hawari

VOLUME 2

Counting the Picoseconds: Integrating Timing, Signal, and Power Integrity Analysis 557
Doug Burns, Todd Westerhoff, Jeff Boyd

Study of Signal and Power Integrity Challenges in High-Speed Memory I/O Designs Using Single-Ended Signaling Schemes 573
Kyung Suk (Dan) Oh, Woopoung Kim, Joong-Ho Kim, John Wilson, Ralf Schmitt, Chuck Yuan, Lei Luo, Jade Kizer, John Eble, Fred Ware

TRACK 7 | MULTI-GIGABIT SERIAL INTERCONNECTS

The Impact of Common Mode Currents and Interconnect Inductance on the Signal Quality of Differential Signals in Multi-Board PCB Systems 596
Samuel Connor, Bhyrav Mutnury, Mosin Mondal, Pravin Patel, Joseph (Jay) Diepenbrock, Moises Cases, Bruce Archambeault

Data Mining 12-Port S-Parameters 613
Eric Bogatin, Mike Resso

Demonstration of SerDes Modeling Using the Algorithmic Model Interface (AMI) Standard 631
Michael Steinberger, Todd Westerhoff, Christopher White

BladeServer 10 Gb/s Ethernet Backplace Design with Equalization Using Statistical Channel Analysis 653
Pravin Patel, Jeff Cutcher, Tony Donisi, Michael Tsuk, Steve Pytal

Strategies for Coping with Nonlinear and Time Variant Behavior for High-Speed Serial Buffer Modeling 677
Richard Mellitz, Michael Tsuk, Tony Donisi, Steven G. Pytel Jr.

Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform 701
Andrew Byers, Dima Smolyansky, Eugene Mayevskiy, Will Miller

Advances in Gigabit Channel Measurement-Based Characterization and Simulation 720
Dima Smolyansky, Eugene Mayevskiy

The Need for Impulse Response Models and an Accurate Method for Impulse Generation from Band-Limited S-Parameters 797
Fangyi Rao, Chad Morgan, Sanjeev Gupta, Vuk Borich

Aggregation of Crosstalk in Backplanes 814
Atul Gupta, Henry Wong

In Situ Characterization of High-Speed Signaling Systems with On-Chip Measurements ..... N/A
Qi Lin, Kyung Suk (Dan) Oh, Jihong Ren, Brian Leibowitz, Jared Zerbe, Xingchao (Chuck) Yuan

Performance Limitations of Backplane Links at 6 Gbps and Above 837
Jason Chan, Brian Kirk, Jose Paniagua

A Design of Experiments for Gigabit Serial Backplane Channels 859
Jack Carrel, Bill Dempsey, Mike Resso

TRACK 8 | HIGH-SPEED TIMING, JITTER, AND NOISE

Analysis of Crosstalk Effects on Jitter in Transceivers 890
Daniel Chow

Modeling a Phase Interpolator as a Delta-Sigma A/D converter 908
Andrew Martwick

Characterization of Gaussian Noise Sources 933
Ransom Stephens, Robert Muro

Crosstalk Measurement, Extraction, and Validation in 10 Gbps Serial Systems 951
Pravil Patel, Rubina Ahmed, Moises Cases, Gourgen Oganessyan, Dave Dunham

A Novel Approach for Characterizing Pulse Width Shrinkage in High-Speed Digital Communications Systems 969
Greg Le Cheminant, Jim Stimple, Douglas Zhao

Exploration of Deterministic Jitter Distributions 980
Michael Steinberger

PCI Express Timing Margins 998
Greg Edlund

A Systematic Approach to Solving Clock Synthesis and Clock Recovery Problems in High-Data-Rate Serial Bus Systems 1022
Jim Stimple, Greg D. Le Cheminant

TRACK 9 | HIGH-SPEED SIGNAL PROCESSING, EQUALIZATION AND CODING

Design Considerations in High-Speed SerDes (25Gbps) 1036
Charlie Zhong, Cathy Y. Liu, Wenyi Jin, Amaresh Malipatil, George Tang, Freeman Y. Zhong

Semi-Analytic Performance of NRZ/PAM4/PR2 Modulation across 8.5-25 Gb/s Backplanes with Analog Equalization 1059
Pervez Aziz, Adam Healey, Gregory W. Sheets

Pre-Cursor ISI Cancellation 1082
John Plasterer, Jurgen Hissen, Ognjen Katic, Matthew McAdam, Tony Zortea

Half-Rate Decision-Feedback Equalization — Di-Bit Response Analysis & Evaluation 1097
Jihong Ren, Brian Leibowitz, Dan Oh, Jared Zerbe

VOLUME 3

Multilevel Signaling in High-Density, High-Speed Electrical Links 1115
Dong Kam, Troy Beukema, Young Kwark, Lei Shan, Xiaoxiong Gu, Petar Pepeljugoski, Mark Ritter

TRACK 10 | POWER INTEGRITY AND POWER-AWARE DESIGN

Impact of PCB Laminate Dimensions on Suppressing Modal Resonances 1136
Jason Miller, Gustavo Blando, K. Barry A. Williams, Istvan Novak

High Bandwidth Modeling and Simulation of SSO Effects on Single-Ended Switching Performance of Complex FPGA System Designs ..... N/A
Scott McMorrow, Chris Herrick, Steve Pytel

Analyzing the Impact of Simultaneous Switching Noise on System Margin in Gigabit Single-Ended Memory Systems 1153
Ralf Schmitt, Joong-Ho Kim, Woopoung Kim, Dan Oh, June Feng, Chuck Yuan, Lei Luo, John Wilson

Pushing the Envelope without Tears: An Advanced Power Delivery Solution ..... N/A
Scott McMorrow, Brian Vicich, Steve Weir

Using Full Wave Solvers for Practical Analysis of Capacitor Mounting Structures ..... N/A
Scott McMorrow, Fabrizio Zanella

TRACK 11 | ELECTROMAGNETIC COMPATIBILITY AND INTERFERENCE

Mode Conversion and EMI Performance of Shielded Cable Assemblies for 10 Gbps Data Transmission 1171
Jim Nadolny, Julian Ferry, Cesar Arroyo

Heat Sink Design Flow for EMC 1187
Philippe Sochoux, Jinghan Yu, Alpesh Bhobe, Federico Centola

Loaded Parallel Stub Common Mode Filter..... 1204
Predrag Acimovic

Cable EMI Characterization Using a Reverberation Chamber 1227
Joseph (Jay) Diepenbrock, Bruce Archambeault

EMI Shielding of Cable Assemblies 1244
Dana Bergey, Nathan Altland

TRACK 12 | TEST FIXTURING AND MEASUREMENT METHODOLOGY

Challenges and Solutions for Removing Fixture Effects in Multiport Measurements..... 1262
Robert Schaefer

Broadband Resonant-Plate Permittivity Measurement Technique for Printed Wiring Boards Aided by Electromagnetic Simulations..... 1286
Bart McCoy, Benjamin Buhrow, Barry K. Gilbert, Erik S. Daniel

A Jitter Estimation Method for Cascaded, Programmable Phase-Locked Loops..... 1311
Daniel Chow, Vincent Tsui, San Wong

50 GHz End Launch Connector Test Boards: the Description of the Development of Coax to Grounded Coplanar Launches and Through Lines on 30 mil Rogers 4350 Material with Comparison to Microstrip 1323
Bill Rosas

High-Speed Serial Interconnect Imbalance..... 1348
Barry Olawsky, Shafiq Rahman

Characterization Methodology for High-Density Microwave Fixtures..... 1366
Brock LaMeres, Brent Holcombe, Emad Soubh

High-Speed Probe Interconnect Techniques 1390
Andy Heltborg, Ira Pollock, Richard Van Epps

Performance at the DUT: Techniques for Evaluating the Performance of an ATE System at the Device Under Test Socket 1414
Heidi Barnes, Jose Moreira, Michael Comai, Abraham Islas, Francisco Tamayo-Broes, Mike Resso, Antonio Ciccomancini Scogna, Orlando Bell, Ming Tsai

Frequency Domain Calibration: A Practical Approach for the Serial Data Designer 1438
Steven Corey, Eric Bogatin, Dima Smolyansky

TRACK 13 | RF AND SIGNAL INTEGRITY

Study of Fundamental Limit and Packaging Technology Solutions for 40-Gbps Transceiver Package Design 1454
Hong Shi, Xiaohong Jiang, John Yuanlin Xie

Issues of Frequency Content of S-Parameter Data for High-Speed Channel Evaluation..... 1465
Anthony Sanders, Gourgen Oganessyan, Dan Gorcea

Validation Methods for S-Parameter Measurement-Based Models of Differential Transmission Lines 1482
Peter Pupalaikis

A New Test Fixture Crosstalk De-Embedding Technique Using Time-Domain Gating 1507
Eugene Mayevskiy

TRACK 14 | CHIP/PACKAGE/BOARD/SYSTEM CO-DESIGN

Techniques for Co-Design of the Power Supply Chain from IC to Printed Circuit Board 1520
David Quint, Charles Keen

The Future of Multi-Clock Systems 1540
Ransom Stephens, Roman Boroditsky, Jorge Gomez

Interface Based Design Concepts for IC, PKG, PCB Co-Design 1554
William McCaffrey, Vikas Kohli

Efficient Modeling and Design Optimization Methodology for Integrated Power and Signal Distribution in Digital Systems 1563
Nam Pham, Bhyrav Mutnury, Moises Cases, Erdem Matoglu, Tae Hong Kim

Modeling FPGA Current Waveform and Spectrum and PDN Noise Estimation 1577
Iliya Zamek, Peter Boyle, Zhe Li, Shishuang Sun, Xiaohe Chen, Sandeep Chandra, Tun Li, Daryl Beetner, James L. Drewniak

TRACK 15 | BUSINESS AND ENGINEERING IMPACTS

Is Congress Killing Innovation? 1602
Dennis Fernandez, Christopher Fasel, Garrett Eastham

Case Study Using the VSIA QIP to Evaluate Internally Developed Information Property 1612
David Parent, Paul Weil

Lifecycle Cost Is a DIME — How to Make Build/Buy Decisions 1626
Lawrence Ricci

ASIC 2-0 1643
Chris Turner

BDU — A Complexity Measure for a Board Design Project 1657
Jitender Kumar Misra, Lakshmi Prasad Nanduri, Anand Mathew, Rajshekhar Patil, Amit Chhibba, Sajna Ibrahim

Author Index