

International Engineering Consortium

DesignCon 2008

February 4-7, 2008
Santa Clara, California, USA

Volume 1 of 3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60560-345-2

Some format issues inherent in the e-media version may also appear in this print version.

Copyright (2008) by the International Engineering Consortium.

All rights reserved.

For permission requests, please contact the International Engineering Consortium at the address below.

International Engineering Consortium

300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114
Phone: +1-312-559-4100
Fax: +1-312-559-4111

info@iec.org

TABLE OF CONTENTS

VOLUME 1

| | |
|---|----|
| Clock Recovery Primer Part 1 | 1 |
| <i>Guy Foster</i> | |
| Clock Recovery Primer Part 2 | 21 |
| <i>Guy Foster</i> | |

TRACK 1 | CHIP-LEVEL ARCHITECTURAL & FUNCTIONAL DESIGN

| | |
|---|-----|
| How to Quickly Create Complicated Message Sequence Charts Automatically without Spending Money on Software | 55 |
| <i>Debra Klopfenstein</i> | |
| Designing and Verifying Ratio Synchronous Clocks (RSC) for High-Performance Low-Power Processors | 73 |
| <i>Ping Yeung, Chris Kwok, Matt Berman, Harry Stuimer, Scott Wakefield, Eugena Talvola, Catherine Ahlschlager</i> | |
| ESL Driven Instrumentation Interfaces | 91 |
| <i>Neal Stollon, Mark Burton</i> | |
| A Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization | 116 |
| <i>Kazi Asaduzzaman, Tim Hoang, Kang-Wei Lai, Wanli Chang, Leon Zheng, Mian Smith, Sergey Shumarayev</i> | |
| Design and Application of Embedded Waveform Viewing Technology for Integrated Circuits | 125 |
| <i>Gary McCormack, Eric Sweetman, Ian Kyles</i> | |
| Methods for Configurable Hardware Design | 142 |
| <i>Craig Rawlings</i> | |
| Multimedia Application Specific Engine Design Using High-Level Synthesis | 152 |
| <i>Nitin Chawla, Roberto Guizzetti, Yan Meroth, Arnaud Deleule, Vishal Gupta, Vinod Kathail, Pascal Urard</i> | |
| Evaluating Embedded Non-Volatile Memory for 65 nm and Beyond | 176 |
| <i>Wlodek Kurjanowicz</i> | |
| On-Chip Instrumentation for In-System IP Validation of a 6 Gbps Serial ATA Platform Device | 189 |
| <i>Martin Schrader, Miron Abramovici, Daniel Hoggar</i> | |
| HW/SW Partitioning Tradeoffs in 3G & WiMAX Wireless Base Stations | 202 |
| <i>Jakob Saxtorph</i> | |
| Transaction Level Assertions in an Interface Definition Language | 213 |
| <i>Dave Whipp</i> | |

TRACK 2 | FUNCTIONAL AND PERFORMANCE VERIFICATION

| | |
|---|-----|
| Hope Is Not a (Verification) Strategy – Coverage Model Driven Functional Scenario Generation | 228 |
| <i>Adnan Hamid</i> | |
| Bridging Block-Level to Top-Level CDC Verification: Hierarchical CDC Verification | 245 |
| <i>Chris Kwok, Jean-Yves Languier, Wesley Park, Japinder Singh, Andreas Meyer</i> | |
| A Python-Based SoC Validation and Test Environment | 262 |
| <i>Nicolas Tribie, Olivier Fargant</i> | |
| Sources of Non-Determinism in Microprocessors | 272 |
| <i>James Golab</i> | |
| How to Find if My Checker Is Complete and Exhaustive — A Set of Guidelines Using Systemverilog and Memory Controller Example | 284 |
| <i>Leena Singh, Dinesh Malviya</i> | |
| Mixed-Signal Integration: Functional Verification in the Presence of Linear Analog Components | 309 |
| <i>Thomas Sheffler</i> | |
| Visual Data Analysis Approach to Design Verification | 327 |
| <i>Pandy Kalimuthu</i> | |
| Formal Verification Flow in FPGA Designs | 339 |
| <i>Sanjana Nair, Vidyulatha Murthy</i> | |

TRACK 3 | CHIP – LEVEL PHYSICAL DESIGN AND DFM

| | |
|---|-----|
| Using Programmable Logic for Receiver Offset and Yield Enhancement | 349 |
| <i>Simar Maangat, Toan Nguyen, Wilson Wong, Tina Tran, Sergey Shumarayev, Tim Hoang</i> | |
| Packaging DfM into Design Service | 360 |
| <i>Flavio Cali</i> | |

TRACK 4 | CHIP – LEVEL ELECTRICAL AND PACKAGE DESIGN

| | |
|---|-----|
| Simulations and Characterizations for GHz On-Chip Power Delivery Network (PDN) | 376 |
| <i>Vishram S. Pandit, Woong Hwan Ryu, Kirupa Pushparaj, Sankalp Ramanujam, Farag Fattouh</i> | |
| Process and Temperature Variations on Electrical Parameters of Wire-Bond BGA Packages: an Impact Analysis Using Simulation-Based DOE Methodology | 388 |
| <i>Hui Liu, Hong Shi</i> | |
| FPGA I/O Timing Variations Due to Simultaneous Switching Outputs | 399 |
| <i>Zhe Li, Iliya Zamek, Peter Boyle, Bozidar Krsnik</i> | |

TRACK 5 | PCB AND PASSIVE COMPONENT TECHNOLOGY

| | |
|--|-----|
| Utilization of Buried Capacitance™ — A Case Study | 420 |
| <i>Jun Fan, Norm Smith, Jim Knighten, John Andresakis, Yoshi Fukawa, Mark Harvey</i> | |
| Application of Foldy-Lax Multiple Scattering Method to Via Analysis in Multilayered Printed Circuit Board | 437 |
| <i>Xiaoxiong Gu, Mark Ritter</i> | |
| Modeling Issues and Possible Solutions in the Design of High Speed Systems with Signals at 20 Gb/s | 455 |
| <i>Antonio Ciccomancini Scogna, Jianmin Zhang, Kelvin Qiu, Qinghua Bill Chen</i> | |
| Solutions for Causal Modeling and a Technique for Measuring Causal, Broadband Dielectric Properties | 480 |
| <i>Chad Morgan</i> | |
| ATE Interconnect Performance to 43 Gbps Using Advanced PCB Materials | 501 |
| <i>Heidi Barnes, Jose Moreira, Tom McCarthy, William Burns, Crescencio Gutierrez, Mike Resso</i> | |

TRACK 6 | HIGH-SPEED PARALLEL INTERFACE DESIGN

| | |
|---|-----|
| A Fast Algorithm to Instantly Predict FPGA SSN for Various I/O Pin Assignments | 525 |
| <i>Geping Liu, Zhuyuan Liu, Kundan Chand, San Wong, Kaiyu Ren, Nafira Daud</i> | |
| Challenges in Implementing DDR3 Memory Interface on PCB Systems — A Methodology for Interfacing DDR3 SDRAM DIMM to an FPGA | 545 |
| <i>Phil Murray, Feras Al-Hawari</i> | |

VOLUME 2

| | |
|---|-----|
| Counting the Picoseconds: Integrating Timing, Signal, and Power Integrity Analysis | 557 |
| <i>Doug Burns, Todd Westerhoff, Jeff Boyd</i> | |
| Study of Signal and Power Integrity Challenges in High-Speed Memory I/O Designs Using Single-Ended Signaling Schemes | 573 |
| <i>Kyung Suk (Dan) Oh, Woopoung Kim, Joong-Ho Kim, John Wilson, Ralf Schmitt, Chuck Yuan, Lei Luo, Jade Kizer, John Eble, Fred Ware</i> | |

TRACK 7 | MULTI-GIGABIT SERIAL INTERCONNECTS

| | |
|--|-----|
| The Impact of Common Mode Currents and Interconnect Inductance on the Signal Quality of Differential Signals in Multi-Board PCB Systems | 596 |
| <i>Samuel Connor, Bhyrav Mutnury, Mosin Mondal, Pravin Patel, Joseph (Jay) Diepenbrock, Moises Cases, Bruce Archambeault</i> | |
| Data Mining 12-Port S-Parameters | 613 |
| <i>Eric Bogatin, Mike Resso</i> | |
| Demonstration of SerDes Modeling Using the Algorithmic Model Interface (AMI) Standard | 631 |
| <i>Michael Steinberger, Todd Westerhoff, Christopher White</i> | |

| | |
|--|-----|
| BladeServer 10 Gb/s Ethernet Backplane Design with Equalization Using Statistical Channel Analysis | 653 |
| <i>Pravin Patel, Jeff Cutcher, Tony Donisi, Michael Tsuk, Steve Pytal</i> | |
| Strategies for Coping with Nonlinear and Time Variant Behavior for High-Speed Serial Buffer Modeling | 677 |
| <i>Richard Mellitz, Michael Tsuk, Tony Donisi, Steven G. Pytel Jr.</i> | |
| Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform | 701 |
| <i>Andrew Byers, Dima Smolyansky, Eugene Mayevskiy, Will Miller</i> | |
| Advances in Gigabit Channel Measurement-Based Characterization and Simulation | 720 |
| <i>Dima Smolyansky, Eugene Mayevskiy</i> | |
| The Need for Impulse Response Models and an Accurate Method for Impulse Generation from Band-Limited S-Parameters | 797 |
| <i>Fangyi Rao, Chad Morgan, Sanjeev Gupta, Vuk Borich</i> | |
| Aggregation of Crosstalk in Backplanes | 814 |
| <i>Atul Gupta, Henry Wong</i> | |
| In Situ Characterization of High-Speed Signaling Systems with On-Chip Measurements | N/A |
| <i>Qi Lin, Kyung Suk (Dan) Oh, Jihong Ren, Brian Leibowitz, Jared Zerbe, Xingchao (Chuck) Yuan</i> | |
| Performance Limitations of Backplane Links at 6 Gbps and Above | 837 |
| <i>Jason Chan, Brian Kirk, Jose Paniagua</i> | |
| A Design of Experiments for Gigabit Serial Backplane Channels | 859 |
| <i>Jack Carrel, Bill Dempsey, Mike Resso</i> | |

TRACK 8 | HIGH-SPEED TIMING, JITTER, AND NOISE

| | |
|--|------|
| Analysis of Crosstalk Effects on Jitter in Transceivers | 890 |
| <i>Daniel Chow</i> | |
| Modeling a Phase Interpolator as a Delta-Sigma A/D converter | 908 |
| <i>Andrew Martwick</i> | |
| Characterization of Gaussian Noise Sources | 933 |
| <i>Ransom Stephens, Robert Muro</i> | |
| Crosstalk Measurement, Extraction, and Validation in 10 Gbps Serial Systems | 951 |
| <i>Pravil Patel, Rubina Ahmed, Moises Cases, Gourgen Oganessyan, Dave Dunham</i> | |
| A Novel Approach for Characterizing Pulse Width Shrinkage in High-Speed Digital Communications Systems | 969 |
| <i>Greg Le Cheminant, Jim Stimple, Douglas Zhao</i> | |
| Exploration of Deterministic Jitter Distributions | 980 |
| <i>Michael Steinberger</i> | |
| PCI Express Timing Margins | 998 |
| <i>Greg Edlund</i> | |
| A Systematic Approach to Solving Clock Synthesis and Clock Recovery Problems in High-Data-Rate Serial Bus Systems | 1022 |
| <i>Jim Stimple, Greg D. Le Cheminant</i> | |

TRACK 9 | HIGH-SPEED SIGNAL PROCESSING, EQUALIZATION AND CODING

| | |
|--|------|
| Design Considerations in High-Speed SerDes (25Gbps) | 1036 |
| <i>Charlie Zhong, Cathy Y. Liu, Wenyi Jin, Amaresh Malipatil, George Tang, Freeman Y. Zhong</i> | |
| Semi-Analytic Performance of NRZ/PAM4/PR2 Modulation across 8.5-25 Gb/s Backplanes with Analog Equalization | 1059 |
| <i>Pervez Aziz, Adam Healey, Gregory W. Sheets</i> | |
| Pre-Cursor ISI Cancellation | 1082 |
| <i>John Plasterer, Jurgen Hissen, Ognjen Katic, Matthew McAdam, Tony Zortea</i> | |
| Half-Rate Decision-Feedback Equalization — Di-Bit Response Analysis & Evaluation | 1097 |
| <i>Jihong Ren, Brian Leibowitz, Dan Oh, Jared Zerbe</i> | |

VOLUME 3

| | |
|---|------|
| Multilevel Signaling in High-Density, High-Speed Electrical Links | 1115 |
| <i>Dong Kam, Troy Beukema, Young Kwark, Lei Shan, Xiaoxiong Gu, Petar Pepeljugoski, Mark Ritter</i> | |

TRACK 10 | POWER INTEGRITY AND POWER-AWARE DESIGN

| | |
|---|------|
| Impact of PCB Laminate Dimensions on Suppressing Modal Resonances | 1136 |
| <i>Jason Miller, Gustavo Blando, K. Barry A. Williams, Istvan Novak</i> | |
| High Bandwidth Modeling and Simulation of SSO Effects on Single-Ended Switching Performance of Complex FPGA System Designs | N/A |
| <i>Scott McMorrow, Chris Herrick, Steve Pytel</i> | |
| Analyzing the Impact of Simultaneous Switching Noise on System Margin in Gigabit Single-Ended Memory Systems | 1153 |
| <i>Ralf Schmitt, Joong-Ho Kim, Woopoung Kim, Dan Oh, June Feng, Chuck Yuan, Lei Luo, John Wilson</i> | |
| Pushing the Envelope without Tears: An Advanced Power Delivery Solution | N/A |
| <i>Scott McMorrow, Brian Vicich, Steve Weir</i> | |
| Using Full Wave Solvers for Practical Analysis of Capacitor Mounting Structures | N/A |
| <i>Scott McMorrow, Fabrizio Zanella</i> | |

TRACK 11 | ELECTROMAGNETIC COMPATIBILITY AND INTERFERENCE

| | |
|---|------|
| Mode Conversion and EMI Performance of Shielded Cable Assemblies for 10 Gbps Data Transmission | 1171 |
| <i>Jim Nadolny, Julian Ferry, Cesar Arroyo</i> | |
| Heat Sink Design Flow for EMC | 1187 |
| <i>Philippe Sochoux, Jinghan Yu, Alpesh Bhoobe, Federico Centola</i> | |

| | |
|---|------|
| Loaded Parallel Stub Common Mode Filter | 1204 |
| <i>Predrag Acimovic</i> | |
| Cable EMI Characterization Using a Reverberation Chamber | 1227 |
| <i>Joseph (Jay) Diepenbrock, Bruce Archambeault</i> | |
| EMI Shielding of Cable Assemblies | 1244 |
| <i>Dana Bergey, Nathan Altland</i> | |

TRACK 12 | TEST FIXTURING AND MEASUREMENT METHODOLOGY

| | |
|---|------|
| Challenges and Solutions for Removing Fixture Effects in Multiport Measurements | 1262 |
| <i>Robert Schaefer</i> | |
| Broadband Resonant-Plate Permittivity Measurement Technique for Printed Wiring Boards Aided by Electromagnetic Simulations | 1286 |
| <i>Bart McCoy, Benjamin Buhrow, Barry K. Gilbert, Erik S. Daniel</i> | |
| A Jitter Estimation Method for Cascaded, Programmable Phase-Locked Loops | 1311 |
| <i>Daniel Chow, Vincent Tsui, San Wong</i> | |
| 50 GHz End Launch Connector Test Boards: the Description of the Development of Coax to Grounded Coplanar Launches and Through Lines on 30 mil Rogers 4350 Material with Comparison to Microstrip | 1323 |
| <i>Bill Rosas</i> | |
| High-Speed Serial Interconnect Imbalance | 1348 |
| <i>Barry Olawsky, Shafiq Rahman</i> | |
| Characterization Methodology for High-Density Microwave Fixtures | 1366 |
| <i>Brock LaMeres, Brent Holcombe, Emad Soubh</i> | |
| High-Speed Probe Interconnect Techniques | 1390 |
| <i>Andy Heltborg, Ira Pollock, Richard Van Epps</i> | |
| Performance at the DUT: Techniques for Evaluating the Performance of an ATE System at the Device Under Test Socket | 1414 |
| <i>Heidi Barnes, Jose Moreira, Michael Comai, Abraham Islas, Francisco Tamayo-Broes, Mike Resso, Antonio Ciccomancini Scogna, Orlando Bell, Ming Tsai</i> | |
| Frequency Domain Calibration: A Practical Approach for the Serial Data Designer | 1438 |
| <i>Steven Corey, Eric Bogatin, Dima Smolyansky</i> | |

TRACK 13 | RF AND SIGNAL INTEGRITY

| | |
|---|------|
| Study of Fundamental Limit and Packaging Technology Solutions for 40-Gbps Transceiver Package Design | 1454 |
| <i>Hong Shi, Xiaohong Jiang, John Yuanlin Xie</i> | |
| Issues of Frequency Content of S-Parameter Data for High-Speed Channel Evaluation | 1465 |
| <i>Anthony Sanders, Gourgen Oganessyan, Dan Gorcea</i> | |
| Validation Methods for S-Parameter Measurement-Based Models of Differential Transmission Lines | 1482 |
| <i>Peter Pupalakis</i> | |

| | |
|---|------|
| A New Test Fixture Crosstalk De-Embedding Technique Using Time-Domain Gating | 1507 |
| <i>Eugene Mayevskiy</i> | |

TRACK 14 | CHIP/PACKAGE/BOARD/SYSTEM CO-DESIGN

| | |
|---|------|
| Techniques for Co-Design of the Power Supply Chain from IC to Printed Circuit Board | 1520 |
| <i>David Quint, Charles Keen</i> | |
| The Future of Multi-Clock Systems | 1540 |
| <i>Ransom Stephens, Roman Boroditsky, Jorge Gomez</i> | |
| Interface Based Design Concepts for IC, PKG, PCB Co-Design | 1554 |
| <i>William McCaffrey, Vikas Kohli</i> | |
| Efficient Modeling and Design Optimization Methodology for Integrated Power and Signal Distribution in Digital Systems | 1563 |
| <i>Nam Pham, Bhyrav Muthury, Moises Cases, Erdem Matoglu, Tae Hong Kim</i> | |
| Modeling FPGA Current Waveform and Spectrum and PDN Noise Estimation | 1577 |
| <i>Iliya Zamek, Peter Boyle, Zhe Li, Shishuang Sun, Xiaohe Chen, Sandeep Chandra, Tun Li, Daryl Beetner, James L. Drewniak</i> | |

TRACK 15 | BUSINESS AND ENGINEERING IMPACTS

| | |
|--|------|
| Is Congress Killing Innovation? | 1602 |
| <i>Dennis Fernandez, Christopher Fasel, Garrett Eastham</i> | |
| Case Study Using the VSIA QIP to Evaluate Internally Developed Information Property | 1612 |
| <i>David Parent, Paul Weil</i> | |
| Lifecycle Cost Is a DIME — How to Make Build/Buy Decisions | 1626 |
| <i>Lawrence Ricci</i> | |
| ASIC 2-0 | 1643 |
| <i>Chris Turner</i> | |
| BDU — A Complexity Measure for a Board Design Project | 1657 |
| <i>Jitender Kumar Misra, Lakshmi Prasad Nanduri, Anand Mathew, Rajshekhar Patil, Amit Chhibba, Sajna Ibrahim</i> | |

Author Index