

Proceedings

2008 4th Southern Conference on Programmable Logic

San Carlos de Bariloche, Argentina
March 26-28, 2008

Organised by
School of Engineering – Universidad Autónoma de Madrid

Technical Co-Sponsor:
IEEE Circuits and Systems Society

TABLE OF CONTENTS

SESSION W1: DSP

- FPGA-Based Architecture for Robust Optical Flow Computation..... 1
Guillermo Botella, Eduardo Ros, Manuel Rodríguez, Antonio García, Esther Andrés, M. Carmen Molina, Encarnación Castillo, Luis Parrilla
Universidad Complutense de Madrid, Universidad de Granada, Spain
- Implementation of a FFT/IFFT module on FPGA: Comparison of Methodologies 7
Julián Viejo, A. Millán, Manuel J. Bellido, Enrique Ostua, Paulino Ruiz-de-Clavijo, Alejandro Muñoz
University of Seville, Spain
- FPGA Implementation of an Adaptive Noise Canceller for Robust Speech Enhancement Interfaces 13
Victoria Rodellar, Agustín Álvarez, Coral González, E. Martínez, Pedro Gómez
Universidad Politécnica de Madrid, Spain
- Hardware Implementation of a Polyphase Filter Bank for MP3 Decoding 19
María Dolores Valdés, María José Moure, Javier Diéguez, Santiago Antelo
University of Vigo and CTAG, Spain

SESSION W2: COMPUTER ARITHMETIC

- Elliptic-Curve Point-Multiplication Over GF (2^{163})..... 25
Jean-Pierre Deschamps, Gustavo Sutter
Universitat Rovira i Virgili, Universidad Autónoma de Madrid, Spain
- Architectural Tradeoffs in the Design of Barrel Shifters for Reconfigurable Computing..... 31
Horácio Neto, Mário Véstias
INESC-ID, Portugal
- Design of a Mathematical Unit in FPGAs for the Implementation of a Magnetic Levitation Control System..... 37
J. J. Raygoza-Panduro, Susana Ortega-Cisneros, Jorge Rivera, Alberto de la Mora
Universidad de Guadalajara, México

FPGA-Based Acceleration of the Computations Involved in Transcranial Magnetic Stimulation	43
<i>Octavian Creț, Florent De Dinechin, Radu Tudoran, Ionuț Trestian, Laura Creț, Lucia Văcariu</i>	
Technical University of Cluj-Napoca, Romania, Ecole Normale Supérieure de Lyon, France	

SESSION W3: PHYSICAL DESIGN

A Digital PLL Circuit for AC Power Lines with Instantaneous Sine and Cosine Computation	49
<i>Ricardo Cayssials, Omar Alimenti, E. Ferro</i>	
Universidad Nacional del Sur, Argentina	

Energy Evaluation in the NIOS II Processor as a Function of Cache Sizes	55
<i>David Moreno Cambre, Eduardo Boemo, Elías Todorovich</i>	
Universidad Autónoma de Madrid, Spain	

The Coarse-Grained/Fine Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units	63
<i>Chi Wai Yu, Julien Lamoureux, Steven J.E. Wilton, Philip Leong, Wayne Luk</i>	
Imperial College, UK, University of British Columbia, Canada and Chinese University of Hong Kong	

The Architecture of FDP FPGA Device	69
<i>Jinmei Lai, Liguang Chen, Rui Tu, Jian Wang, Yuan Wang, Jiarong Tong, Yabin Wang, Huowen Zhang</i>	
Fudan University, China	

SESSION T1: HW/SW CO-DESIGN AND HIGH LEVEL LANGUAGES

Simulation-based Approach for Evaluating On-Chip Interconnect Architectures.....	75
<i>Suboh Suboh, Mohamed Bakhouya, Sergio Lopez-Buedo, Tarek El-Ghazawi</i>	
George Washington University, USA	

Polynomic Curve Based Representation System Implemented Using FPGAs.....	81
<i>Carlos Piñeiro, Cristina Valbuena, Hortensia Mecha</i>	
Universidad Complutense de Madrid, Spain	

A VLSI Architecture Suitable for Mid-Level Image Processing.....	87
<i>Gustavo F. Dessbesell, Márcio A. Pacheco, João B. dos S. Martins, Rolf Fredi Molz</i>	
Federal University of Santa Maria and University of Santa Cruz do Sul, Brazil	

Function Call Optimisation in SystemC Hardware Compilation..... 93
Johan Ditmar, Steve McKeever
University of Oxford, UK

An Efficient Fault Simulator For QDI Asynchronous Circuits..... 99
Amir-Mohammad Rahmani, Ali-Asghar Salehpour, Masoud Zamani, Siamak Mohammadi, Hossein Pedram
University of Tehran, Amirkabir University of Technology, Iran

SESSION T2: RECONFIGURATION

Aerodynamics Analysis Acceleration through Reconfigurable Hardware 105
E. Andres, Maria Del Carmen Molina, G. Botella, Alberto Del Barrio, Jose Manuel Mendías
Universidad Complutense de Madrid, Spain

On the Reconfiguration Costs of Models for Partially Reconfigurable FPGAs 111
Sebastian Lange, Martin Middendorf
University of Leipzig, Germany

Reconfigurable Architecture for Embedding Web Services 119
S. Cuenca-Asensi, Héctor Ramos-Morillo, Héctor Lloren-Martinez, Francisco Maciá-Pérez
University of Alicante, Spain

A Reconfigurable Prototyping Platform for Smart Sensor Networks..... 125
Heiko Hinkelmann, Andreas Reinhardt, Sameer Varyani, Manfred Glesner
Technische Universität Darmstadt, Germany

SESSION T3: AEROSPACE AND APPLICATIONS

FPGA-Based Transmit/Receive Distributed Controller for the TR Modules of an L Band Antenna (SAR)..... 131
Javier Siman, Guillermo Jaquenod, Hugo Mascialino
DTA S.A. and Comisión Nacional de Actividades Espaciales, Argentina

Design of a Coherent Generation and Acquisition System at 1,2 GHz 137
Marcos García Rodríguez
Instituto Nacional de Técnica Aeroespacial, Spain

Hazard-Free Implementation of the Extended Burst-Mode Asynchronous Controllers in Look-up Table Based FPGA..... 143
Duarte Oliveira, Sandro Sato, Osamu Saotome, Ricardo Carvalho
Instituto de Estudos avançados and Instituto Tecnológico de Aeronáutica, Brazil

A Low Cost FPGA-Based USB Device Core	149
<i>Elio A. A. De Maria, Edgardo Gho, Carlos E. Maidana, Fernando I. Szklanny, Hugo R. Tantignone</i>	
Universidad Nacional de La Matanza, Argentina	

SESSION F1: VISION AND VIDEO

FASTCAM: Real-Time Implementation of the Lucky Imaging Technique Using FPGA ...	155
<i>J. Piqueras Meseguer, Luis Rodríguez-Ramos, Yolanda Martín, Jose J. Martínez-Álvarez</i>	
Instituto de Astrofísica de Canarias, Universidad Politécnica de Cartagena, Spain	

Power Savings in FPGA Video Compression Systems through Intra Prediction Result Reuse	161
<i>Graeme Stewart, David Renshaw, Martyn Riley</i>	
Institute for System level Integration, Edinburgh University, 4i2i, UK	

Open and Reconfigurable System on Chip Architecture with Hardware and Software Preprocessing Capabilities Used for Remote Image Acquisition	167
<i>Ricardo Ribalda, Angel de Castro, Guillermo Glez-de-Rivera, Javier Garrido</i>	
Universidad Autónoma de Madrid, Spain	

The Advanced Correlation Tracker in Real-Time.....	173
<i>Sebastien Wong, Brendan Hennessy</i>	
Defence Science and Technology Organisation, University of Adelaide, Australia	

SHORT PAPER SESSION 1

A Vhdl CAN Module for Smart Sensors	179
<i>José Reges, Edval Santos</i>	
Universidade Federal de Pernambuco, Brazil	

Automated Signature Insertion in Combinational Logic Patterns for HDL IP Core Protection	183
<i>Encarnacion Castillo, Luis Parrilla, Antonio García, Uwe Meyer-Baese, Guillermo Botella, Antonio Lloris</i>	
University of Granada, Spain, Florida State University, USA, Universidad Complutense de Madrid, Spain	

An Implementation of Compact Genetic Algorithm on FPGA for Extrinsic Evolvable Hardware	187
<i>Tiago Oliveira, Valfredo Pilla Jr</i>	
Centro Universitário Positivo, Brazil	

TDES Implementation in a Reconfigurable Computing Environment	191
<i>Jose Jaramillo-Villegas, Esteban Correa-Agudelo, René Gómez-Londoño</i>	
Universidad Tecnológica de Pereira, Colombia	
Digital Data Processing Peripheral Design for an Embedded Application Based on the Microblaze Soft Core	197
<i>Enrique Ostúa, Julian Viejo, Manuel J. Bellido, A. Millán, Jorge Juan, Alejandro Muñoz</i>	
Universidad de Sevilla, Spain	
A Control Unit for a Motion Detector Based on Histograms	201
<i>Valentin Obac Roda, Danilo Minhoni</i>	
Universidade de São Paulo, Brazil	
Implementation of a Wireless Control System with Self Timed Activation for Mobile Robots	205
<i>S. Ortega-Cisneros, J. J. Raygoza-Panduro, A. de la Mora, O. Castillo</i>	
Universidad de Guadalajara, Mexico	
Hardware Architecture for FPGA Implementation of Neural Network and its Application in Images Processing	209
<i>Leiner Barba, Lorena Paola Vargas, Cesar Torres, Lorenzo Mattos</i>	
Universidad Popular del Cesar, Colombia	
A Complete Emulation System for Single Event Effects Analysis	213
<i>J. Napoles, H. Guzman-Miranda, M. Aguirre, J. Tombs, J. Mogollon, R. Palomo, A. Vega</i>	
University of Seville, Spain	
Integrated Hardware/Software Codesign for Heterogeneous Computing Systems	217
<i>Yuet Ming Lam, Jose Gabriel F. Coutinho, Wayne Luk, Philip Heng Wai Leong</i>	
Imperial College London, UK, The Chinese University of Hong Kong, China	
Synthesis of Low-Power Synchronous Controllers Using FPGA Implementation	221
<i>Duarte Oliveira, Alexis Salazar, Leonardo Romano</i>	
Instituto Tecnológico de Aeronáutica, University Center of FEI, Brazil	
 SHORT PAPER SESSION 2	
Optimizing Reconfigurable Hardware for Genomic Sequences Comparison	225
<i>Juan Jose Marfil, Daniel Mozos</i>	
Universidad Complutense de Madrid, Spain	
Area Optimization of Combined Integer and Floating Point Circuits in High-Level Synthesis	229
<i>Esther Andres, María C. Molina Prego, Guillermo Botella, Alberto del Barrio, J. M. Mendías</i>	
Complutense University of Madrid, Spain	

Implementation of a Frequency Measurement Circuit For High-Accuracy QCM Sensors ..	233
<i>María Dolores Valdés, María José Moure, Loreto Rodríguez, José Fariña</i>	
University of Vigo, Spain	
Real Time FPGA Based Thresholding Segmentation in a Multi Touch System	237
<i>Elio A. De María, E. Gho, Carlos E. Maidana, C. A. Rodríguez, Fernando Szklanny, Hugo R. Tantignone</i>	
Universidad Nacional de La Matanza, Argentina	
Design and Implementation of Reconfigurable OFDM Modulator for Software-Defined Radios.....	241
<i>Oscar Robles, Carlos Silva</i>	
Pontificia Universidad Católica del Perú	
Parallel Implementation of the Shortest Path Algorithm on FPGA	245
<i>Ivan Fernandez, Javier Castillo, Cesar Pedraza, Carlos Sanchez, José Ignacio Martínez</i>	
Universidad Rey Juan Carlos, Spain	
Development Tools for Partial Reconfigurable Systems	249
<i>Filippo Valiante Filho, Edson Lemos Horta</i>	
Universidade de São Paulo, Brazil	
SSDR - Reconfigurable Firewall: Reconfiguration Model Performance.....	253
<i>Fábio Pereira, Edward David Moreno Ordonez</i>	
University of São Paulo, State University of Manaus, Brazil	
An Image Processing Architecture to Exploit I/O Bandwidth on Reconfigurable Computers	257
<i>Miaoqing Huang, Olivier Serres, Sergio Lopez-Buedo, Tarek El-Ghazawi, Greg Newby</i>	
The George Washington University, University of Alaska Fairbanks, USA	
Radiation Hardening of FPGA-Based SoCs through Seld-Reconfiguration and Xtmr Techniques	261
<i>Alberto Martin-Ortega, M. Alvarez, Sergio Esteve, Santiago Rodriguez, Sergio Lopez-Buedo</i>	
Instituto Nacional de Técnica Aeroespacial, Universidad Autónoma de Madrid, Spain	
Iddt Test Calibration Using a Programmable Processing Array	265
<i>Mikhail Itskovich, James Plusquellic</i>	
University of Maryland Baltimore County, USA	
FPGA Based Multi-Harmonic Control System for Single Bubble Sonoluminescence	269
<i>Damián Dellavale, Maximiliano Sonnaillon, Fabián Bonetto</i>	
Balseiro Institute, Argentina	
Author Index	275