

IWJT-2008

**Extended Abstracts
2008 International Workshop on
Junction Technology**

May.15-16, 2008, Shanghai, China



IEEE Press

Contents

Plenary

- K.1 CMOS Technology After Reaching The Scale Limit (Keynote)** 1
Hiroschi Iwai
Tokyo Institute of Technology, Japan
- K.2 The Challenges and Progress of USJ Formation & Process Integration for 32nm Technology and beyond (Keynote)** 3
Hsing-Huang Tseng, Pankaj Kalra¹, Jungwoo Oh, Prashant Majhi, Tsu-Jae King Liu², and Raj Jammy
SEMATECH, USA;¹SEMATECH Intern from UC Berkeley; ²UC Berkeley, USA
- K.3 New Device Architectures for Nano-CMOS Technology “Walking” to End of the Roadmap and the Impact on RF/Analog Applications (Keynote)** 7
Ru Huang
Peking University, China

Doping Technology (I)

- 1.1 Plasma Doping on 68nm CMOS Device Source/Drain Formations (Invited)** 8
Shu Qin, Allen McTeer, Jeff Hu, Jennifer Liu, Durga Panda, and Jigish Trivedi
Micron Technology, Inc. USA
- 1.2 Simulation on Plasma Doping for Shallow Junction Formation (Invited)** 14
Min Yu¹, Huihui Ji², Ming Li¹, Ru Huang¹ and Xing Zhang¹
¹Peking University, China; ²Beihang University, China
- 1.3 Plasma Doping (PD) for ultra-Shallow Junction (Invited)** 20
B.MIZUNO, K. OKASHITA, K. NAKAMOTO, C.G. JIN and Y. SASAKI
Ultimate Junction Technologies Inc, Japan
- 1.4 Controlled Dose-Modulated Ion Implantation on Serial Implanters** 25
S. Ninomiya, Y. Kimura, T. Kudo, A. Ochi, R. Toda, M. Tsukihara, F. Sato, G. Fuse, K. Ueno, and M. Sugitani
SEN Corporation, Japan

1.5	COO Reduction on Polysilicon Gate Doping by Beam Current Increase on Batch-Type Implanters	29
	Hisaki Izutani, Yuji Takahashi and Mitsuaki Harada SEN Corporation, Japan	
1.6	Ultra Shallow Junctions fabrication by Plasma Immersion Implantation on PULSION[®] followed by different annealing processes.	32
	H. Etienne ¹ , V. Vervisch ^{1,2} , F. Torregrosa ¹ , T. Sarnet ³ , P. Delaporte ³ , F. Cristiano ⁴ , P. F. Fazzini ⁵ , L. Roux ¹ , G. Sempere ¹ ¹ Ion Beam Services, France; ² Université Paul Cézanne, France ; ³ LP3 UMR 6182 Luminy, France ; ⁴ LAAS-CNRS; ⁵ CEMES-CNRS, University of Toulouse, France	
1.7	Investigation of Wafer Temperature Effect During Implant for PMOS Transistor Fabrication	39
	Tae-Hoon Huh ¹ , Byung-Jae Kang ² , Geum-Joo Ra ¹ , Shin-Woo Kang ¹ , Steve Kim ¹ , Ron Reece ¹ , Leonard M. Rubin ¹ , Min-Sung Lee ² , Jong-Oh Lee ² , Dong-Chul Park ² ¹ Axcelis Technologies Inc., USA; ² Samsung Electronics Co., LTD., Korea	
1.8	Comparison of chemical binding states between ultra shallow plasma doping (PD) and ion implantation (I/I) combined with Ge pre-amorphization ion implantation (Ge-PAI) by using hard X-ray photoelectron spectroscopy (HX-PES)	43
	C. G. Jin ¹ , M. Kobata ² , Y. Sasaki ¹ , K. Okashita ¹ , K. Nakamoto ¹ , B. Mizuno ¹ , E. Ikenaga ² , K. Kobayashi ² ¹ Ultimate Junction Technologies Inc., Japan; ² Japan Synchrotron Radiation Research Institute (JASRI/SPring-8), Japan	
1.9	Implementation of Molecular Ion Implant Technology for PMOS extension implants and their compatibility with DRAM process flows	46
	Annelies Falepin ¹ , Erik Collart ¹ , Sandra Tran ¹ , Mark Harris ¹ , Mike Ameen ¹ , Thomas Hoffman ² , Erik Rosseel ² , Kanta Saino ^{2,3} , Naoto Horiguchi ² , Philippe Absil ² ¹ Axcelis Technologies Inc., USA; ² IMEC, Belgium; ³ Elpida assignee at IMEC, Belgium	
 Doping Technology (II)		
2.1	Computer modeling of cluster ion impacts (Invited)	49
	Takaaki Aoki ¹ , Toshio Seki ² , Jiro Matsuo ³ ¹ Dept. of Electronic Engineering and Science, Kyoto Univ., Japan; ² Dept. of Nuclear Engineering, Kyoto Univ., Japan; ³ Quantum Science and Engineering Center, Kyoto Univ., Japan	

- 2.2 Cluster Ion Implantation for beyond 45nm node novel device applications** 55
 Masayasu Tanjyo¹, Tsutomu Nagayama¹, Nariaki Hamamoto¹, Sei Umisedo¹, Yuji Koga¹, Noriaki Maehara¹, Takao Matsumoto¹, Nobuo Nagai¹, Fumio Ootsuka², Akira Katakami², Kiyoshi Shirai², Toshinari Watanabe², Hiroyuki Nakata², Masami Kitajima², Takayuki Aoyama², Takahisa Eimori², Yasuo Nara², Yuzuru Ohji², Karuppanan Saker³, Wade Krull³, Dale Jacobson³ and Thomas Horsky³
¹Nissin Ion Equipment Co. Ltd., Japan; ²Semiconductor Leading Edge Technologies, Inc. (Selete), Japan; ³SemEquip Inc. USA
- 2.3 Profiling of Carrier Properties for Shallow Junctions Using a New Sub-nanometer Step-by-step Etching Technique** 58
 Kazuo Tsutsui¹, Masamitsu Watanabe¹, Yasumasa Nakagawa¹, Kazunori Sakai¹, Takayuki Kai², Cheng-Guo Jin², Yuichiro Sasaki², Kuniyuki Kakushima¹, Parhat Ahmet³, Bunji Mizuno², Takeo Hattori³, and Hiroshi Iwai³
¹Dept. of Electronics and Applied Physics, Tokyo Institute of Technology, Japan; ²Ultimate Junction Technologies Inc., Japan; ³Frontier Research Center, Tokyo Institute of Technology, Japan
- Junction for CMOS devices (I)**
- 3.1 Novel Diffusion-less Ultra-Shallow Junction Engineering based on Millisecond Annealing for Sub-30 nm Gate Length Planar Bulk CMOSFET (Invited)** 62
 K. Uejima, K. Yako, N. Ikarashi, M. Narihiro, M. Tanaka, T. Nagumo, A. Mineji¹, S. Shishiguchi¹ and M. Hane
 NEC Corporation, Japan; ¹NEC Electronics Corporation, Japan
- 3.2 Implant And Annealing Process Integration Issues To Reduce Device Variability For <10nm p+ & n+ Ultra-Shallow junctions (Invited)** 68
 John O. Borland
 J.O.B. Technologies, USA
- 3.3 Embedded Silicon Germanium (eSiGe) technologies for 45nm nodes and beyond (Invited)** 73
 Naoyoshi Tamura, Yosuke Shimamune and Hirotaka Maekawa
 Fujitsu Laboratories, LTD., Japan
- 3.4 Advanced Junction Engineering Featuring Millisecond Annealing with Co-implantation for 45 nm Node High Performance and Low Standby Power CMOS Technologies (Invited)** 78
 T. Yamamoto, T. Kubo¹, T. Sukegawa¹, E. Takii¹, M. Fukuda, T. Sugisaki, H. Kurata, S. Satoh, M. Kase¹ and T. Sugii
 Fujitsu Laboratories Ltd., Japan; ¹Fujitsu Ltd., Japan

- 3.5 Ultra-Shallow Junction Formation using Flash Annealing and Advanced Doping Techniques (Invited)** 82
 J. Gelpy¹, S. McCoy¹, A. Kontos², L. Godet², C. Hatem², D. Camm¹, J. Chan¹, G. Pappasoulitis², J. Scheuer¹
¹ Mattson Technology Canada Inc., Canada; ² Varian Semiconductor Equipment Associates, USA
- 3.6 Effects of Resist Strip and Clean on USJ Performance (Invited)** 87
 I.L. Berry, C. Waldfried, K. Han, S. Luo, R. Sonnemans, M. Ameen
 Axcelis Technologies, USA
- 3.7 Low-Voltage Green Transistor Using Ultra Shallow Junction and Hetero-Tunneling (Invited)** 93
 Anupama Bowonder¹, Pratik Patel¹, Kanghoon Jeon¹, Jungwoo Oh², Prashant Majhi², Hsing-Huang Tseng², Chenming Hu¹
¹University of California at Berkeley, USA; ²SEMATECH, USA.
- 3.8 Evaluation of Al-doped SPE ultrashallow P+N Junctions for use as PNP SiGe HBT Emitters** 97
 Yann Civalé, Gianpaolo Lorito, Cuiqin Xu, Lis K. Nanver, Ramses van der Toorn
 Delft Institute of Microsystems and Nanoelectronics – DIMES and Delft University of Technology, The Netherlands

Junction for CMOS devices (II)

- 4.1 Extremely Ultrashallow Junctions for a High-Linearity Silicon-on-Glass RF Varactor-Diode Technology (Invited)** 101
 Lis K. Nanver, Francesco Sarubbi, Viktor Gonda, Milos Popadić, Tom L. M. Scholtes, Wiebe de Boer, Koen Buisman
 Delft Institute of Microsystems and Nanoelectronics (DIMES); Delft University of Technology, The Netherlands
- 4.2 High-power SiGe Heterojunction Bipolar Transistor (HBT) with multiple emitter fingers** 107
 Shen Pei, Zhang Wanrong, Jin Dongyue, Xie Hongyun, Li Jia, Gan Junning
 Beijing University of Technology, China
- 4.3 An Analytical Model of Drain Induced Barrier Lowering Effect for SiC MESFETs** 111
 Quanjun Cao, Yimen Zhang, Yuming Zhang
 Xidian University, China.

Annealing Technology

- 5.1 Defect Evolution and C+/F+ Co-implantation in Millisecond Flash annealed Ultra-Shallow Junctions (Invited)** 114
 F. Cristiano¹, E.M. Bazizi^{2,3}, P.F. Fazzini^{1,2}, S. Paul⁴, W. Lerch⁴, S. Boninelli^{2,5}, R. Duffy⁶, A. Pakfar³, H. Bourdon³ and F. Milesi⁷
¹LAAS-CNRS, University of Toulouse, France; ²CEMES-CNRS, University of Toulouse, France; ³ST Microelectronics, France; ⁴Mattson Thermal Products GmbH, Germany; ⁵MATIS-CNR-INFM and Università di Catania, Italy; ⁶NXP, Belgium; ⁷CEA-LETI, France
- 5.2 Process Models for Advanced Annealing Schemes and their Use in Device Simulation (Invited)** 120
 P. Pichler^{1,2}, A. Martinez-Limia¹, C. Kampen¹, A. Burenkov¹, J. Schermer¹, S. Paul³, W. Lerch³, J. Gelpey⁴, S. McCoy⁴, H. Kheyrandish⁵, A. Pakfar⁶, C. Tavernier⁶, D. Bolze⁷
¹Fraunhofer-Institute of Integrated Systems and Device Technology (IISB), Germany; ²University of Erlangen-Nuremberg, Germany; ³Mattson Thermal Products GmbH, Germany; ⁴Mattson Technology Canada Inc., Canada; ⁵CSMA-MATS, United Kingdom; ⁶STMicroelectronics SA, France; ⁷IHP, Germany
- 5.3 Laser Spike Annealing for Advanced CMOS Devices (Invited)** 126
 Yun Wang, Shaoyin Chen, Michael Shen, Xiaoru Wang, Senquan Zhou, Jeff Hebb, David Owen
 Ultratech Inc., USA
- 5.4 Flash Lamp Annealing in Diluted Oxygen for Low Sheet Resistance and Ultra-Shallow Junctions: Suppression of wet-cleaning-induced sheet-resistance degradation** 131
 Shinichi Kato, Takayuki Aoyama, Takashi Onizawa, Yasuo Nara and Yuzuru Ohji
 Semiconductor Leading Edge Technologies, Inc. Japan
- 5.5 Study of Boron Activation by Flash Lamp Annealing from a View of Depth Dependence in Silicon Substrate** 135
 Takayuki Aoyama, Shinichi Kato, Kohichi Yamaguchi, Takashi Onizawa, Yasuo Nara and Yuzuru Ohji
 Semiconductor Leading Edge Technologies, Inc (Selete), Japan
- Silicide and Schottky S/D MOSFET**
- 6.1 Recent advances in metallic source/drain MOSFETs (Invited)** 139
 E. Dubois¹, G. Larrieu¹, N. Breil^{1,2}, R. Valentin¹, F. Danneville¹, D. Yarekha¹, G. Dambrine¹, A. Halimaoui², A. Pouydebasque³, T. Skotnicki²
¹IEMN – UMR CNRS 8520, France; ²STMicroelectronics, France ; ³CEA-LETI, France

- 6.2 Nickel Silicidation on Sulfur Implanted Si(100) (Invited)** 145
 Q. T. Zhao¹, S. Mi², C. L. Jia², U. Breuer³, S. Lenk¹, S. Mantl¹
¹Institute of Bio- and Nanosystems (IBN1-IT), and Center of Nanoelectronic Systems for Information Technology (CNI); ²Institute of Solid-State Physics (IFF); ³Central Division of Analytical Chemistry, Forschungszentrum Jülich, Germany
- 6.3 Extendibility of NiPt Silicide to the 22-nm Node CMOS Technology (Invited)** 150
 Kazuya Ohuchi, Christian Lavoie¹, Conal E. Murray¹, Chris P. D’Emic¹, Isaac Lauer¹, Jack O. Chu¹, Bin Yang², Paul Besser³, Lynne M. Gignac¹, John Bruley¹, Gilbert U. Singco¹, François Pagette¹, Anna W. Topol¹, Michael J. Rooks¹, James J. Bucchignano¹, Vijay Narayanan¹, Mukesh Khare¹, Mariko Takayanagi⁵, Kazunari Ishimaru^{1,5}, Dae-Gyu Park¹, Ghavam Shahidi¹ and Paul M. Solomon¹
 Toshiba America Electronic Components Inc., IBM SRDC, USA; ¹IBM Research Division, T. J. Watson Research Center, USA; ²Advanced Micro Devices, T.J. Watson Research Center, USA; ³Advanced Micro Devices, Inc., USA; ⁵Toshiba America Electronic Components Inc., T. J. Watson Research Center, USA.
- 6.4 Mechanism of nickel disilicide growth caused byRIE plasma-induced damage on silicon substrate** 154
 K. Kashihara, K. Kihara, T. Yamaguchi, T. Okudaira, T. Tsutsumi, K. Maekawa, S. Sakamori, J. Matsumoto, T. Yokoi, K. Asai and M. Kojima
 Renesas Technology Corporation, Japan
- 6.5 Thermal Stability Improvement of Ni Germanide utilizing Ni-Pd alloy for Nano-scale Ge MOSFETs** 158
 Ying-Ying Zhang¹, Zhun Zhong¹, Shi-Guang Li¹, Soon-Yen Jung¹, Kee-Young Park¹, Ga-Won Lee¹, Jin-Suk Wang¹, Jung-Woo Oh², Prashant Majhi^{2,3}, Hsing-Huang Tseng² and Hi-Deok Lee¹
¹Chungnam National University, Korea; ²SEMATECH, USA; ³Intel assignee
- 6.6 Analysis and Improvement on the Uniformity of Sheet Resistance of Nickel Silicide** 162
 Ryuji Tomita, Makoto Yasuda¹, Hiroshi Kimura², Kazutaka Maeda¹, Shuichiro Ueno³ and Masashige Moritoki
 Process Technology Division; ¹Advanced Device Development Division; ²Test and Analysis Engineering Division, NEC Electronics Corp., Japan; ³NEC Fabserve Corp., Japan

Other Junction Related Technologies

- 7.1 A Pt/GaN Schottky Diode-Type Hydrogen Sensor with a Thin SiO₂-Passivated Metal/Semiconductor Junction** 164
 Tsung-Han Tsai, Huey-Ing Chen¹, Kun-Wei Lin², Ching-Wen Hung, Tzu-Pin Chen, Li-Yang Chen, Kuei-Yi Chu, and Wen-Chau Liu
 Department of Electrical Engineering; ¹Department of Chemical Engineering, National Cheng-Kung University, Taiwan China; ²Chaoyang University of Technology, Taiwan China.
- 7.2 Investigation of InP/InGaAs Double Heterojunction Bipolar Transistor (DHBT) with a Step-graded InAlGaAs/InP Collector Structure** 168
 Tzu-Pin Chen¹, Wei-Hsin Chen¹, Kuei-Yi Chu¹, Li-Yang Chen¹, Chi-Jhung Lee¹, Shiou-Ying Cheng², Jung-Hui Tsai³, and Wen-Chau Liu¹
¹National Cheng-Kung University, Taiwan China; ²National Ilan University, Taiwan China; ³National Kaohsiung Normal University, Taiwan China
- 7.3 Analysis of Photoconductive Sampling method for Micro PCSS** 172
 Liu Qinggang, Gao Xia, Mao Xurui, Lou Xiaona, Zhao Heng, Zhao Ling, Hu Xiaotang
 Tianjin University, China
- 7.4 Influence of Emitter Ledge Width on the Characteristics of InGaP/GaAs Heterojunction Bipolar Transistors** 176
 Kuei-Yi Chu, Shiou-Ying Cheng¹, Tzu-Pin Chen, Li-Yang Chen, Tsung-Han Tsai, Jung-Hui Tsai² and Wen-Chau Liu
¹National Ilan University, Taiwan China; ²National Kaohsiung Normal University, Taiwan China; National Cheng-Kung University, Taiwan China.
- 7.5 A Pd/Oxide/AlGaAs (MOS) Junction Resistor-Type Hydrogen Sensor** 179
 Ching-Wen Hung¹, Huey-Ing Chen², Kun-Wei Lin³, Tsung-Han Tsai¹, Tzu-Pin Chen¹, Li-Yang Chen¹, Kuei-Yi Chu¹, and Wen-Chau Liu¹
¹Department of Electrical Engineering; ²Department of Chemical Engineering, National Cheng-Kung University, Taiwan China; ³Chaoyang University of Technology, Taiwan China
- 7.6 Improved Formal Passivations of Pseudomorphic High Electron Mobility Transistors** 183
 Li-Yang Chen¹, Shiou-Ying Cheng², Kuei-Yi Chu¹, Jung-Hui Tsai³, Tzu-Pin Chen¹, Tsung-Han Tsai¹, and Wen-Chau Liu
¹National Cheng-Kung University; ²National Ilan University; ³National Kaohsiung Normal University, Taiwan, China

7.7	An Advanced Non-classical Self-aligned Quasi-SOI MOSFET with II-shaped Semiconductor Conductive Layer to Ease Ultra-shallow Junction Requirement	187
	Jyi-Tsong Lin, Yi-Chuen Eng, Ying-Chieh Tsai, Hung-Jen Tseng, Yi-Ming Tseng, Po-Hsieh Lin, Shiang-Shi Kang, Jeng-Da Lin, Hau-Yuan Huang, and Kung-Kai Kao National Sun Yat-Sen University (NSYSU EE), Taiwan China	
7.8	Study of GaInP/InGaAs Linear Graded Schottky Barrier Double Channel Heterostructure Field-effect Transistors (GDCHFETs)	191
	Kun-Wei Lin, Chi-Hsiang Hsu, and Chia-Jung Chen Chaoyang University of Technology, Taiwan, China.	
7.9	The Intermediate Semiconductor Layer for the Ohmic Contact to Silicon Carbide by Germanium Implantation	195
	Hui Guo ¹ , Da-yong Qiao ² , Yue-hu Wang ¹ , Yu-ming Zhang ¹ and Yi-men Zhang ¹ ¹ Xidian University, China; ² Northwestern Polytechnical University, China	
7.10	Carrier Density Profiling of Ultra-Shallow Junction Layer Through Corrected C-V Plotting	198
	James Chen ¹ , Dimitar Dimitrov ¹ , Tatiana Dimitrova ¹ , Paul Timans ² , Jeff Gelpey ³ , Steve McCoy ³ , Wilfried Lerch ⁴ , Silke Paul ⁴ , and Detlef Bolze ⁵ ¹ Four Dimensions, Inc., USA; ² Mattson Technology, Inc. USA; ³ Mattson Technology Canada, Inc., Canada; ⁴ Mattson Thermal Products GmbH, Germany; ⁵ IHP, Germany	
7.11	Octadecaborane Implant Technology for 72nm node Stack DRAM p+ Poly Gate Doping Process	202
	Bill Chang ¹ , Jonathan Chang ¹ , Mark Harris ¹ , Mike Ameen ¹ , Sandra Tran ¹ , Michael Hsiao ² , Steve Ji ² , Yiliang Lin ² , Jay Huang ² , P.Y. Tsai ² and Mark Chiu ² ¹ Axcelis Technologies, Inc., USA; ² Rexchip Electronics Corp., Taiwan China	
7.12	Flexibly Controllable Sub-Second Flash Lamp Annealing	206
	Hiroki Kiyama ¹ , Tatsufumi Kusuda ¹ , Shinichi Kato ² , Takayuki Aoyama ² ¹ DAINIPPON SCREEN mfg. co., ltd., Japan; ² Semiconductor Leading Edge Technologies, Inc., Japan	
7.13	SiC epitaxial layers grown by chemical vapor deposition	210
	Yuehu Wang, Yuming Zhang, Yimen Zhang, Renxu Jia, Da Chen Xidian University, China	
	Author Index	213