Proceedings

2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems

April 16-18, 2008
Bratislava, Slovakia

Sponsored by
IEEE Computer Society
Test Technology Technical Council

In cooperation with
Institute of Informatics of the Slovak Academy of Sciences

INSTITUTE OF INFORMATICS
SLOVAK ACADEMY OF SCIENCES

Table of Contents

Invited Talks

The Guiding Light for Chip Testing 1
Sandip Kundu

The Wall Ahead is Made of Rubber 2
Krisztián Flautner

The Quest for Test: Will Redundancy Cover All? 3
Hans Manhaeve

Poster Session I

Deep-Submicron MOS Transistor Matching: A Case Study 4
Dimitar P. Dimitrov

Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology 8
Håvard Pedersen Alstad and Snorre Aunet

Improving Circuit Security against Power Analysis Attacks with Subthreshold Operation 12
Håvard Pedersen Alstad and Snorre Aunet

Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures 14
Artur Ł. Sobczyk, Arkadiusz W. Łuczyk, and Witold A. Pleskacz

Computation of a Nonlinear Squashing Function in Digital Neural Networks 18
Vladimír Havel and Karel Vlček

An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs 22
Stanisław Deniziak and Mariusz Wiśniewski

Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes 26
Libor Majer and Viera Stopjaková

Design of Erasure Codes for Digital Multimedia Transmitting 30
Konstantin V. Shinkarenko and Karel Vlček

Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits 34
Jorge Semião, Juan J. Rodriguez-Andina, Fabian Vargas, Marcelino Bicho Dos Santos, Isabel Maria Cacho Teixeira, and Joao Paulo Teixeira

Session I: Process Variations Aware Design

A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations 38
Tomasz Borejko and Witold A. Pleskacz

Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling 44
Min Bao, Alexandru Andrei, Petru Eles, and Zebo Peng

Gain Reduction by Gate-leakage Currents in Regulated Cascodes 50
Franz Schlögl, Kerstin Schneider-Hornstein, and Horst Zimmermann

Session II: Physical Design

A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles 54
Thomas Jambor, Daniel Zaum, Markus Olbrich, and Erich Barke

Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance 59
Weixun Yan and Horst Zimmermann

A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III 64
Kuo-Hsing Cheng,.Cheng-Liang Hung, Chih-Hsien Chang, Yu-Lung Lo, Wei-Bin Yang, and Jiunn-Way Miaw

Session III: ATPG and Fault Tolerance

Incremental SAT Instance Generation for SAT-based ATPG 68
Daniel Tille and Rolf Drechsler

Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs 74
Andrzej Kraśniewski

Analysis of the Influence of Intermittent Faults in a Microcontroller 80
Joaquin Gracia, Luis J. Saiz, Juan C. Baraza, Daniel Gil, and Pedro J. Gil

Session IV: SoC and NoC Design

Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform 86
Martin Palkovic, Hans Cappelle, Miguel Glassee, Bruno Bougard, and Liesbet Van der Perre

Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip 92
Zhonghai Lu, Lei Xia, and Axel Jantsch

MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC 98
Rishad A. Shafik, Paul Rosinger, Bashir M. Al-Hashimi

Rapid Prototyping of NoC Architectures from a SystemC Specification 104
Stanisław Deniziak and Robert Tomaszewski

Session V: Digital Design Methods

Novel Hardware Implementation of Adaptive Median Filters 110
Zdeněk Vašíček and Lukáš Sekanina

A New Design Technique for Weakly Indicating Function Blocks 116
Padnamabhan Balasubramanian and D.A. Edwards

Fast Boolean Minimizer for Completely Specified Functions 122
Petr Fišer, Přemysl Rucký, and Irena Vanová

Poster Session II

The HDL and FE Thermal Modeling of Heterogeneous Systems 128
Grzegorz Janczyk and Tomasz Bieniek

A System-On-Chip for Wireless Body Area Sensor Network Node 132
Zoran Stamenković, Goran Panić, and Günter Schoof

Mixed-Signal DFT for Fully Testable ASIC 136
František Řezníček

On Minimizing RTOS Aperiodic Tasks Server Energy Consumption 140
Karel Dudáček

Boolean Formalisation of the PMC Model for Faulty Units Diagnosis in Regular Multi-processor Systems 144
Miroslav Mánik and Elena Gramatová

A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units 146
Virgil E. Petcu, Alexandru Amaricai, and Mircea Vladutiu

Design of Time-to-Digital Converter Output Interface 150
Marek Miškowicz

Design and Simulation of Runtime Reconfigurable Systems 154
Thilo Pionteck, Carsten Albrecht, Roman Koch, Torben Brix, and Erik Maehle

Session VI: ASIC and FPGA Design

Modeling and Observing the Jitter in Ring Oscillators Implemented in FPGAs 158
Boyan Valtchanov, Alain Aubert, Florent Bernard, and Viktor Fischer

Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator 164
Miloš Drutarovský and Michal Varchola

Various MDCT Implementations in 0.35μm CMOS 170
Peter Malík, Marcel Baláž, Martin Šimlaštík, Arkadiusz Łuczyk, and Witold Pleskacz

Session VII: Student Papers

Low-Voltage Low-Power Highly Linear Down-Sampling Mixer in 65nm Digital CMOS Technology 174
Kurt Schweiger and Horst Zimmermann

Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs 178
Leoš Kafka

Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits 182
Martin Rozkovec

A Partial Scan Based Test Generation for Asynchronous Circuits 186
Dilip P. Vasudevan and Aristides Efthymiou

Session VIII: Design Verifications

Efficient Allocation of Verification Resources using Revision History Information 190
José Augusto Nacif, Thiago Silva, Andréa Iabrudi Tavares, Antônio O. Fernandes, and Claudionor N. Coelho Jr.

Ad-Hoc Translations to Close Verilog Semantics Gap 195
Christian Haufe and Frank Rogin

Code Coverage Analysis using High-Level Decision Diagrams 201
Jaan Raik, Uljana Reinsalu, Raimund Ubar, Maksim Jenihhin, and Peeter Ellervee

Probabilistic Model Checking and Reliability of Results 207
Ralf Wimmer, Alexander Kortus, Marc Herbstritt, and Bernd Becker

Session IX: Industrial Papers 1

Network Probe for Flexible Flow Monitoring 213
Martin Žádník, Jan Kořenek, Petr Kobierský, and Ondřej Lengál

NetCOPE: Platform for Rapid Development of Network Applications 219
Tomáš Martínek and Martin Košek

IP-based Systematic Design of Power- and Matching-limited Circuits 225
David Smola and Luděk Pantůček

Session X: Industrial Papers 2

A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications 231
Marco Bucci, Raimondo Luzzi, and Santos Torres Vargas

Calculating the Fault Coverage for Dual Neighboring Faults Using Single Stuck-at Fault Patterns 235
Jan Schat

Evaluation of the Iddq Signature in Devices with Gauss-distributed Background Current 241
Jan Schat

Poster Session III

Interconnect Faults Identification and Localization Using Modified Ring LFSRs 247
Andrzej Hławiczka, Krzysztof Gucwa, Tomasz Garbolino, and Michał Kopeć

Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach 251
Dimitrios K. Konstantinou, Michael G. Dimopoulos, Dimitris K. Papakostas, Alkis A. Hatzopoulos, and Alexios Spyronasios

Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration 255
Lukáš Stareček, Lukáš Sekanina, and Zdeněk Kotásek

Built-In Current Monitor for I_{DDQ} Testing in CMOS 90 nm Technology 259
Marcin J. Beresiński, Tomasz Borejko, Witold A. Pleskacz, and Viera Stopjaková

Diagnosis of Realistic Defects Based on the X-Fault Model 263
Ilia Polian, Yusuke Nakamura, Piet Engelke, Stefan Spinner, Kohei Miyase, Seiji Kajihara, Bernd Becker, and Xiaoqing Wen

Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits 267
Werner Friesenbichler, Thomas Panhofer, and Martin Delvai

Web-Based Framework for Parallel Distributed Test 271
Eero Ivask, Jaan Raik, and Raimund Ubar

Calculation of LFSR Seed and Polynomial Pair for BIST Applications 275
Artur Jutman, Anton Tsertov, and Raimund Ubar

Excitation Optimization in Fault Diagnosis of Analog Electronic Circuits 279
Łukas Chruszczyk and Jerzy Rutkowski

Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform 283
Ondřej Šubrt, Petr Struhovský, Pravoslav Martinek, and Jiří Hospodka

Session XI: Analog Test

Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm 287
Amir Zjajo, Shaji Krishnan, and Jose Pineda de Gyvez

Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation 293
Juraj Brenkuš, Viera Stopjaková, and Jozef Mihálov

The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features 299
Piotr Jantos, Damian Grzechca, Tomasz Golonek, and Jerzy Rutkowski

Session XII: BIST and Mems Test

A Novel Method for Test and Calibration of Capacitive Accelerometers with a Fully Electrical Setup 304
Norbert Dumas, Florence Azaïs, Frédérick Mailly, Andrew Richardson, and Pascal Nouet

On-chip Integration of Magnetic Force Sensing Current Monitors 310
Martin Donoval, Martin Daříček, Viera Stopjaková, and Juraj Marek

A Cost Effective BIST Second-Order Σ-Δ-Modulator 314
Hao-Chiao Hong, Sheng-Chuan Liang, and Hong-Chin Song

Session XIII: SoC and Memory Test

SoC Symbolic Simulation: A Case Study on Delay Fault Testing 320
Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, and Paolo Bernardi

SoCECT: System on Chip Embedded Core Test 326
Michael Higgins, Ciaran MacNamee, and Brendan Mullane

Optimal Backgrounds Selection for Multi Run Memory Testing 332
Ireneusz Mrozek and Vyacheslav Yarmolik

Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs 339
Wilson J. Perez, Jaime Velasco Medina, Danilo Ravotto, Edgar Sanchez, and Matteo Sonza Reorda

Author Index 345