

Proceedings

**2008 IEEE Workshop on
Design and Diagnostics
of Electronic Circuits and Systems**

April 16-18, 2008
Bratislava, Slovakia

Sponsored by
IEEE Computer Society
Test Technology Technical Council

In cooperation with
Institute of Informatics of the Slovak Academy of Sciences



Table of Contents

Invited Talks

The Guiding Light for Chip Testing <i>Sandip Kundu</i>	1
The Wall Ahead is Made of Rubber <i>Krisztián Flautner</i>	2
The Quest for Test: Will Redundancy Cover All? <i>Hans Manhaeve</i>	3

Poster Session I

Deep-Submicron MOS Transistor Matching: A Case Study <i>Dimitar P. Dimitrov</i>	4
Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology <i>Håvard Pedersen Alstad and Snorre Aunet</i>	8
Improving Circuit Security against Power Analysis Attacks with Subthreshold Operation <i>Håvard Pedersen Alstad and Snorre Aunet</i>	12
Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures <i>Artur Ł. Sobczyk, Arkadiusz W. Łuczyk, and Witold A. Pleskacz</i>	14
Computation of a Nonlinear Squashing Function in Digital Neural Networks <i>Vladimír Havel and Karel Vlček</i>	18
An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs <i>Stanisław Deniziak and Mariusz Wiśniewski</i>	22
Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes <i>Libor Majer and Viera Stopjaková</i>	26
Design of Erasure Codes for Digital Multimedia Transmitting <i>Konstantin V. Shinkarenko and Karel Vlček</i>	30
Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits <i>Jorge Semião, Juan J. Rodriguez-Andina, Fabian Vargas, Marcelino Bicho Dos Santos, Isabel Maria Cacho Teixeira, and Joao Paulo Teixeira</i>	34

Session I: Process Variations Aware Design

A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations <i>Tomasz Borejko and Witold A. Pleskacz</i>	38
---	----

Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling 44
Min Bao, Alexandru Andrei, Petru Eles, and Zebo Peng

Gain Reduction by Gate-leakage Currents in Regulated Cascodes 50
Franz Schlögl, Kerstin Schneider-Hornstein, and Horst Zimmermann

Session II: Physical Design

A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles 54
Thomas Jambor, Daniel Zaum, Markus Olbrich, and Erich Barke

Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance 59
Weixun Yan and Horst Zimmermann

A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III 64
Kuo-Hsing Cheng, Cheng-Liang Hung, Chih-Hsien Chang, Yu-Lung Lo, Wei-Bin Yang, and Jiunn-Way Miaw

Session III: ATPG and Fault Tolerance

Incremental SAT Instance Generation for SAT-based ATPG 68
Daniel Tille and Rolf Drechsler

Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs 74
Andrzej Kraśniewski

Analysis of the Influence of Intermittent Faults in a Microcontroller 80
Joaquin Gracia, Luis J. Saiz, Juan C. Baraza, Daniel Gil, and Pedro J. Gil

Session IV: SoC and NoC Design

Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform 86
Martin Palkovic, Hans Cappelle, Miguel Glassee, Bruno Bougard, and Liesbet Van der Perre

Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip 92
Zhonghai Lu, Lei Xia, and Axel Jantsch

MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC 98
Rishad A. Shafik, Paul Rosinger, Bashir M. Al-Hashimi

Rapid Prototyping of NoC Architectures from a SystemC Specification 104
Stanislaw Deniziak and Robert Tomaszewski

Session V: Digital Design Methods

Novel Hardware Implementation of Adaptive Median Filters	110
<i>Zdeněk Vašíček and Lukáš Sekanina</i>	
A New Design Technique for Weakly Indicating Function Blocks	116
<i>Padnamabhan Balasubramanian and D.A. Edwards</i>	
Fast Boolean Minimizer for Completely Specified Functions	122
<i>Petr Fišer, Přemysl Rucký, and Irena Vanová</i>	

Poster Session II

The HDL and FE Thermal Modeling of Heterogeneous Systems	128
<i>Grzegorz Janczyk and Tomasz Bieniek</i>	
A System-On-Chip for Wireless Body Area Sensor Network Node	132
<i>Zoran Stamenković, Goran Panić, and Günter Schoof</i>	
Mixed-Signal DFT for Fully Testable ASIC	136
<i>František Režníček</i>	
On Minimizing RTOS Aperiodic Tasks Server Energy Consumption	140
<i>Karel Dudáček</i>	
Boolean Formalisation of the PMC Model for Faulty Units Diagnosis in Regular Multi-processor Systems	144
<i>Miroslav Mánik and Elena Gramatová</i>	
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units	146
<i>Virgil E. Petcu, Alexandru Amaricai, and Mircea Vladutiu</i>	
Design of Time-to-Digital Converter Output Interface	150
<i>Marek Miškowicz</i>	
Design and Simulation of Runtime Reconfigurable Systems	154
<i>Thilo Pionteck, Carsten Albrecht, Roman Koch, Torben Brix, and Erik Maehle</i>	

Session VI: ASIC and FPGA Design

Modeling and Observing the Jitter in Ring Oscillators Implemented in FPGAs	158
<i>Boyana Valtchanov, Alain Aubert, Florent Bernard, and Viktor Fischer</i>	
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator	164
<i>Miloš Drutarovský and Michal Varchola</i>	
Various MDCT Implementations in 0.35μm CMOS	170
<i>Peter Malík, Marcel Baláž, Martin Šimlašík, Arkadiusz Łuczyk, and Witold Pleskacz</i>	

Session VII: Student Papers

Low-Voltage Low-Power Highly Linear Down-Sampling Mixer in 65nm Digital CMOS Technology <i>Kurt Schweiger and Horst Zimmermann</i>	174
Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs <i>Leoš Kafka</i>	178
Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits <i>Martin Rozkovec</i>	182
A Partial Scan Based Test Generation for Asynchronous Circuits <i>Dilip P. Vasudevan and Aristides Efthymiou</i>	186

Session VIII: Design Verifications

Efficient Allocation of Verification Resources using Revision History Information <i>José Augusto Nacif, Thiago Silva, Andréa Iabrudi Tavares, António O. Fernandes, and Claudionor N. Coelho Jr.</i>	190
Ad-Hoc Translations to Close Verilog Semantics Gap <i>Christian Haufe and Frank Rogin</i>	195
Code Coverage Analysis using High-Level Decision Diagrams <i>Jaan Raik, Uljana Reinsalu, Raimund Ubar, Maksim Jenihhin, and Peeter Ellervee</i>	201
Probabilistic Model Checking and Reliability of Results <i>Ralf Wimmer, Alexander Kortus, Marc Herbstritt, and Bernd Becker</i>	207

Session IX: Industrial Papers 1

Network Probe for Flexible Flow Monitoring <i>Martin Žádník, Jan Kořenek, Petr Kobierský, and Ondřej Lengál</i>	213
NetCOPE: Platform for Rapid Development of Network Applications <i>Tomáš Martinek and Martin Košek</i>	219
IP-based Systematic Design of Power- and Matching-limited Circuits <i>David Smola and Luděk Pantůček</i>	225

Session X: Industrial Papers 2

A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications <i>Marco Bucci, Raimondo Luzzi, and Santos Torres Vargas</i>	231
Calculating the Fault Coverage for Dual Neighboring Faults Using Single Stuck-at Fault Patterns <i>Jan Schat</i>	235

Evaluation of the Iddq Signature in Devices with Gauss-distributed Background Current	241
<i>Jan Schat</i>	

Poster Session III

Interconnect Faults Identification and Localization Using Modified Ring LFSRs	247
<i>Andrzej Hlawiczka, Krzysztof Gucwa, Tomasz Garbolino, and Michał Kopeć</i>	
Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach	251
<i>Dimitrios K. Konstantinou, Michael G. Dimopoulos, Dimitris K. Papakostas, Alkis A. Hatzopoulos, and Alexios Spyronasios</i>	
Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration	255
<i>Lukáš Stareček, Lukáš Sekanina, and Zdeněk Kotásek</i>	
Built-In Current Monitor for I_{DDQ} Testing in CMOS 90 nm Technology	259
<i>Marcin J. Beresiński, Tomasz Borejko, Witold A. Pleskacz, and Viera Stopjaková</i>	
Diagnosis of Realistic Defects Based on the X-Fault Model	263
<i>Iliia Polian, Yusuke Nakamura, Piet Engelke, Stefan Spinner, Kohei Miyase, Seiji Kajihara, Bernd Becker, and Xiaoping Wen</i>	
Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits	267
<i>Werner Friesenbichler, Thomas Panhofer, and Martin Delvai</i>	
Web-Based Framework for Parallel Distributed Test	271
<i>Eero Ivask, Jaan Raik, and Raimund Ubar</i>	
Calculation of LFSR Seed and Polynomial Pair for BIST Applications	275
<i>Artur Jutman, Anton Tsertov, and Raimund Ubar</i>	
Excitation Optimization in Fault Diagnosis of Analog Electronic Circuits	279
<i>Lukas Chruszczyk and Jerzy Rutkowski</i>	
Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform	283
<i>Ondřej Šubrt, Petr Struhovský, Pravoslav Martinek, and Jiří Hospodka</i>	

Session XI: Analog Test

Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm	287
<i>Amir Zjajo, Shaji Krishnan, and Jose Pineda de Gyvez</i>	
Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation	293
<i>Juraj Brenkuš, Viera Stopjaková, and Jozef Mihálov</i>	
The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features	299
<i>Piotr Jantos, Damian Grzechca, Tomasz Golonek, and Jerzy Rutkowski</i>	

Session XII: BIST and Mems Test

A Novel Method for Test and Calibration of Capacitive Accelerometers with a Fully Electrical Setup	304
<i>Norbert Dumas, Florence Azais, Frédérick Maily, Andrew Richardson, and Pascal Nouet</i>	
On-chip Integration of Magnetic Force Sensing Current Monitors	310
<i>Martin Donoval, Martin Daříček, Viera Stopjaková, and Juraj Marek</i>	
A Cost Effective BIST Second-Order Σ-Δ-Modulator	314
<i>Hao-Chiao Hong, Sheng-Chuan Liang, and Hong-Chin Song</i>	

Session XIII: SoC and Memory Test

SoC Symbolic Simulation: A Case Study on Delay Fault Testing	320
<i>Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, and Paolo Bernardi</i>	
SoCECT: System on Chip Embedded Core Test	326
<i>Michael Higgins, Ciaran MacNamee, and Brendan Mullane</i>	
Optimal Backgrounds Selection for Multi Run Memory Testing	332
<i>Ireneusz Mrozek and Vyacheslav Yarmolik</i>	
Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs	339
<i>Wilson J. Perez, Jaime Velasco Medina, Danilo Ravotto, Edgar Sanchez, and Matteo Sonza Reorda</i>	
Author Index	345