

Proceedings

2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems

April 16-18, 2008
Bratislava, Slovakia

Sponsored by
IEEE Computer Society
Test Technology Technical Council

In cooperation with
Institute of Informatics of the Slovak Academy of Sciences



INSTITUTE OF INFORMATICS
SLOVAK ACADEMY OF SCIENCES

Table of Contents

Invited Talks

The Guiding Light for Chip Testing <i>Sandip Kundu</i>	1
The Wall Ahead is Made of Rubber <i>Krisztián Flautner</i>	2
The Quest for Test: Will Redundancy Cover All? <i>Hans Manhaeve</i>	3

Poster Session I

Deep-Submicron MOS Transistor Matching: A Case Study <i>Dimitar P. Dimitrov</i>	4
Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology <i>Håvard Pedersen Alstad and Snorre Aunet</i>	8
Improving Circuit Security against Power Analysis Attacks with Subthreshold Operation <i>Håvard Pedersen Alstad and Snorre Aunet</i>	12
Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures <i>Artur L. Sobczyk, Arkadiusz W. Łuczyk, and Witold A. Pleskacz</i>	14
Computation of a Nonlinear Squashing Function in Digital Neural Networks <i>Vladimír Havel and Karel Vlček</i>	18
An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs <i>Stanisław Deniziak and Mariusz Wiśniewski</i>	22
Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes <i>Libor Majer and Viera Stopjaková</i>	26
Design of Erasure Codes for Digital Multimedia Transmitting <i>Konstantin V. Shinkarenko and Karel Vlček</i>	30
Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits <i>Jorge Semião, Juan J. Rodriguez-Andina, Fabian Vargas, Marcelino Bicho Dos Santos, Isabel Maria Cacho Teixeira, and Joao Paulo Teixeira</i>	34

Session I: Process Variations Aware Design

A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations <i>Tomasz Borejko and Witold A. Pleskacz</i>	38
---	----

Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling	44
<i>Min Bao, Alexandru Andrei, Petru Eles, and Zebo Peng</i>	
Gain Reduction by Gate-leakage Currents in Regulated Cascodes	50
<i>Franz Schlägl, Kerstin Schneider-Hornstein, and Horst Zimmermann</i>	
<hr/>	
Session II: Physical Design	
A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles	54
<i>Thomas Jambor, Daniel Zaum, Markus Olbrich, and Erich Barke</i>	
Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance	59
<i>Weixun Yan and Horst Zimmermann</i>	
A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III	64
<i>Kuo-Hsing Cheng, Cheng-Liang Hung, Chih-Hsien Chang, Yu-Lung Lo, Wei-Bin Yang, and Jiunn-Way Miaw</i>	
<hr/>	
Session III: ATPG and Fault Tolerance	
Incremental SAT Instance Generation for SAT-based ATPG	68
<i>Daniel Tille and Rolf Drechsler</i>	
Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs	74
<i>Andrzej Kraśniewski</i>	
Analysis of the Influence of Intermittent Faults in a Microcontroller	80
<i>Joaquin Gracia, Luis J. Saiz, Juan C. Baraza, Daniel Gil, and Pedro J. Gil</i>	
<hr/>	
Session IV: SoC and NoC Design	
Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform	86
<i>Martin Palkovic, Hans Cappelle, Miguel Glassee, Bruno Bougard, and Liesbet Van der Perre</i>	
Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip	92
<i>Zhonghai Lu, Lei Xia, and Axel Jantsch</i>	
MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC	98
<i>Rishad A. Shafik, Paul Rosinger, Bashir M. Al-Hashimi</i>	
Rapid Prototyping of NoC Architectures from a SystemC Specification	104
<i>Stanisław Deniziak and Robert Tomaszewski</i>	

Session V: Digital Design Methods

Novel Hardware Implementation of Adaptive Median Filters <i>Zdeněk Vašiček and Lukáš Sekanina</i>	110
A New Design Technique for Weakly Indicating Function Blocks <i>Padnamabhan Balasubramanian and D.A. Edwards</i>	116
Fast Boolean Minimizer for Completely Specified Functions <i>Petr Fišer, Přemysl Rucký, and Irena Vanová</i>	122

Poster Session II

The HDL and FE Thermal Modeling of Heterogeneous Systems <i>Grzegorz Janczyk and Tomasz Bieniek</i>	128
A System-On-Chip for Wireless Body Area Sensor Network Node <i>Zoran Stamenković, Goran Panić, and Günter Schoof</i>	132
Mixed-Signal DFT for Fully Testable ASIC <i>František Řezníček</i>	136
On Minimizing RTOS Aperiodic Tasks Server Energy Consumption <i>Karel Dudáček</i>	140
Boolean Formalisation of the PMC Model for Faulty Units Diagnosis in Regular Multi-processor Systems <i>Miroslav Mánik and Elena Gramatová</i>	144
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units <i>Virgil E. Petcu, Alexandru Amaricai, and Mircea Vladutiu</i>	146
Design of Time-to-Digital Converter Output Interface <i>Marek Miśkowicz</i>	150
Design and Simulation of Runtime Reconfigurable Systems <i>Thilo Pionteck, Carsten Albrecht, Roman Koch, Torben Brix, and Erik Maeble</i>	154

Session VI: ASIC and FPGA Design

Modeling and Observing the Jitter in Ring Oscillators Implemented in FPGAs <i>Boyan Valtchanov, Alain Aubert, Florent Bernard, and Viktor Fischer</i>	158
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator <i>Miloš Drutarovský and Michal Varchola</i>	164
Various MDCT Implementations in 0.35µm CMOS <i>Peter Malik, Marcel Baláž, Martin Šimlaštík, Arkadiusz Łuczyk, and Witold Pleskacz</i>	170

Session VII: Student Papers

Low-Voltage Low-Power Highly Linear Down-Sampling Mixer in 65nm Digital CMOS Technology	174
<i>Kurt Schweiger and Horst Zimmermann</i>	
Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs	178
<i>Leoš Kafka</i>	
Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits	182
<i>Martin Rozkovec</i>	
A Partial Scan Based Test Generation for Asynchronous Circuits	186
<i>Dilip P. Vasudevan and Aristides Efthymiou</i>	

Session VIII: Design Verifications

Efficient Allocation of Verification Resources using Revision History Information	190
<i>José Augusto Nacif, Thiago Silva, Andréa Iabridi Tavares, Antônio O. Fernandes, and Claudionor N. Coelho Jr.</i>	
Ad-Hoc Translations to Close Verilog Semantics Gap	195
<i>Christian Haufe and Frank Rögin</i>	
Code Coverage Analysis using High-Level Decision Diagrams	201
<i>Jaan Raik, Ulgjana Reinsalu, Raimund Ubar, Maksim Jenihhin, and Peeter Ellervee</i>	
Probabilistic Model Checking and Reliability of Results	207
<i>Ralf Wimmer, Alexander Kortus, Marc Herbstritt, and Bernd Becker</i>	

Session IX: Industrial Papers 1

Network Probe for Flexible Flow Monitoring	213
<i>Martin Žádník, Jan Kořenek, Petr Kobierský, and Ondřej Lengál</i>	
NetCOPE: Platform for Rapid Development of Network Applications	219
<i>Tomáš Martínek and Martin Košek</i>	
IP-based Systematic Design of Power- and Matching-limited Circuits	225
<i>David Smola and Luděk Pantůček</i>	

Session X: Industrial Papers 2

A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications	231
<i>Marco Bucci, Raimondo Luzzi, and Santos Torres Vargas</i>	
Calculating the Fault Coverage for Dual Neighboring Faults Using Single Stuck-at Fault Patterns	235
<i>Jan Schat</i>	

Evaluation of the I _{DDQ} Signature in Devices with Gauss-distributed Background Current <i>Jan Schat</i>	241
---	-----

Poster Session III

Interconnect Faults Identification and Localization Using Modified Ring LFSRs <i>Andrzej Hławiczka, Krzysztof Gucwa, Tomasz Garbolino, and Michał Kopeć</i>	247
Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach <i>Dimitrios K. Konstantinou, Michael G. Dimopoulos, Dimitris K. Papakostas, Alkis A. Hatzopoulos, and Alexios Spyronasios</i>	251
Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration <i>Lukáš Stareček, Lukáš Sekanina, and Zdeněk Kotásek</i>	255
Built-In Current Monitor for I _{DDQ} Testing in CMOS 90 nm Technology <i>Marcin J. Beresiński, Tomasz Borejko, Witold A. Pleskacz, and Viera Stopjaková</i>	259
Diagnosis of Realistic Defects Based on the X-Fault Model <i>Ilia Polian, Yusuke Nakamura, Piet Engelke, Stefan Spinner, Kohei Miyase, Seiji Kajihara, Bernd Becker, and Xiaoqing Wen</i>	263
Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits <i>Werner Friesenbichler, Thomas Panhofer, and Martin Delvai</i>	267
Web-Based Framework for Parallel Distributed Test <i>Eero Ivask, Jaan Raik, and Raimund Ubar</i>	271
Calculation of LFSR Seed and Polynomial Pair for BIST Applications <i>Artur Jutman, Anton Tsrtov, and Raimund Ubar</i>	275
Excitation Optimization in Fault Diagnosis of Analog Electronic Circuits <i>Łukasz Chruszczyk and Jerzy Rutkowski</i>	279
Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform <i>Ondřej Šubrt, Petr Struhovsky, Pravoslav Martinek, and Jiří Hospodka</i>	283

Session XI: Analog Test

Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm <i>Amir Zjajo, Shaji Krishnan, and Jose Pineda de Gyvez</i>	287
Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation <i>Juraj Brenkuš, Viera Stopjaková, and Jozef Mihálov</i>	293
The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features <i>Piotr Jantos, Damian Grzechca, Tomasz Golonek, and Jerzy Rutkowski</i>	299

Session XII: BIST and Mems Test

A Novel Method for Test and Calibration of Capacitive Accelerometers with a Fully Electrical Setup	304
<i>Norbert Dumas, Florence Azaïs, Frédéric Mailly, Andrew Richardson, and Pascal Nouet</i>	
On-chip Integration of Magnetic Force Sensing Current Monitors	310
<i>Martin Donoval, Martin Daříček, Viera Stopjaková, and Juraj Marek</i>	
A Cost Effective BIST Second-Order Σ-Δ-Modulator	314
<i>Hao-Chiao Hong, Sheng-Chuan Liang, and Hong-Chin Song</i>	

Session XIII: SoC and Memory Test

SoC Symbolic Simulation: A Case Study on Delay Fault Testing	320
<i>Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, and Paolo Bernardi</i>	
SoCECT: System on Chip Embedded Core Test	326
<i>Michael Higgins, Ciaran MacNamee, and Brendan Mullane</i>	
Optimal Backgrounds Selection for Multi Run Memory Testing	332
<i>Ireneusz Mrozek and Vyacheslav Yarmolik</i>	
Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs	339
<i>Wilson J. Perez, Jaime Velasco Medina, Danilo Ravotto, Edgar Sanchez, and Matteo Sonza Reorda</i>	
Author Index	345