


2008 International Conference on Application-Specific Systems, Architectures and Processors

**Leuven, Belgium
2-4 July 2008**



IEEE Catalog Number:
ISBN 13:

CFP08063-PRT
978-1-4244-1897-8



IEEE
19th International Conference on

**Application-Specific Systems,
Architectures and Processors**

Leuven, Belgium, July 2 - 4, 2008

TABLE OF CONTENTS

ASAP Organizing and Steering Committees	ix
ASAP Technical Program Committee	x
Keynote 1: Security and Ubiquity Opportunities for Application-Specific Processors, Ruby B. Lee	xii
Keynote 2: The Art of Application-Specific Processor Design: Great Artists use Good Tools, Gert Goossens	xiv
Session 1: Application-Specific Processor Instruction Sets	1
· Fast Custom Instruction Identification by Convex Subgraph Enumeration	1
· Bit Matrix Multiplication in Commodity Processors	7
Interactive Session 1	13
· Synthesis of Application Accelerators on Runtime Reconfigurable Hardware	13
· Floating Point Multiplication Rounding Schemes for Interval Arithmetic	19
· Fast Multivariate Signature Generation in Hardware: The Case of Rainbow	25
· Fault-Tolerant Dynamically Reconfigurable NoC-based SoC	31
· Security Processor with Quantum Key Distribution	37
· Fully-Pipelined Efficient Architectures for FPGA Realization of Discrete Hadamard Transform	43
· Reconfigurable Viterbi Decoder on Mesh Connected Multiprocessor Architecture	49
· Run-time Thread Sorting to Expose Data-level Parallelism	55

Session 2: System-level Interconnect and Mapping in SoCs.....	61
· A New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems.....	61
· Extending the SIMPPL SoC Architectural Framework to Support Application-Specific Architectures on Multi-FPGA Platforms.....	67
· PERMAP: A Performance-Aware Mapping for Application-Specific SoCs	73
Session 3: Advances in Cryptography	79
· Low-cost Implementations of NTRU for Pervasive Security	79
· On the High-Throughput Implementation of RIPEMD-160 Hash Algorithm	85
· Zodiac: System Architecture Implementation for a High-Performance Network Security Processor	91
Session 4: New Computational Methods	97
· Efficient Systolization of Cyclic Convolution for Systolic Implementation of Sinusoidal Transforms	97
· Resource Efficient Generators for the Floating-point Uniform and Exponential Distributions	102
· Low Discrepancy Sequences for Monte Carlo Simulations on Reconfigurable Platforms.....	108
Session 5: Novel Applications	114
· A Subsampling Pulsed UWB Demodulator Based on a Flexible Complex SVD.....	114
· Dynamically Reconfigurable Regular Expression Matching Architecture	120
· An MPSoC Architecture for the Multiple Target Tracking Application in Driver Assistant System	126
Session 6: New Directions in Application-Specific Design	132
· Managing Multi-Core Soft-Error Reliability Through Utility-driven Cross Domain Optimization	132
Interactive Session 2	138
· An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable Hardware	138
· A Parallel Hardware Architecture for Connected Component Labeling Based on Fast Label Merging.....	144
· Operation Shuffling over Cycle Boundaries for Low Energy LO Clustering.....	150
· An Efficient Digital Circuit for Implementing Sequence Alignment Algorithm in an Extended Processor.....	156
· Concurrent Systolic Architecture for High-Throughput Implementation of 3-Dimensional DWT	162
· Hierarchical Design Space Exploration of a Cooperative MIMO Receiver for Reconfigurable Architectures	167
· A Dynamic Holographic Reconfiguration on a Four-Context ODRGA	173

·	FPGA-based Hardware Accelerator of the Heat Equation with Applications on Infrared Thermography	179
·	FPGA Based Singular Value Decomposition for Image Processing Applications.....	185
Session 7: Acceleration of Scientific and DSP Applications		191
·	Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs.....	191
·	A Multi-FPGA Application-Specific Architecture for Accelerating a Floating Point Fourier Integral Operator	197
·	Reconfigurable Acceleration of Microphone Array Algorithms for Speech Enhancement.....	203
Session 8: Advanced Communications Applications		209
·	Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards.....	209
·	Architecture and VLSI Realization of a High-Speed Programmable Decoder for LDPC Convolutional Codes	215
·	Buffer allocation for Advanced Packet Segmentation in Network Processors.....	221
Session 9: Arithmetic.....		227
·	New Insights on Ling Adders	227
·	Integer and Floating-Point Constant Multipliers for FPGAs	233
·	An Efficient Method for Evaluating Polynomial and Rational Function Approximations	239
Session 10: Interconnect and Mapping		245
·	Mapping of the AES Cryptographic Algorithm on a Coarse-Grain Reconfigurable Array Processor	245
·	RECONNECT: A NoC for polymorphic ASICs using a Low Overhead Single Cycle Router	251
·	Loop-Oriented Metrics for Exploring and Application-Specific Architecture Design-Space.....	257
Session 11: Novel Processor and Memory System Techniques		263
·	Rapid Estimation of Instruction Cache Hit Rates Using Loop Profiling	263
·	Reducing Power Consumption of Embedded Processors through Register File Partitioning and Compiler Support.....	269
·	Lightweight DMA Management Mechanisms for Multiprocessors on FPGA.....	275
·	Memory Copies in Multi-Level Memory Systems	281
Session 12: Image and Video Processing		287
·	Architecture of a Polymorphic ASIC for interoperability across multi-mode H.264 decoders	287
·	An FPGA Architecture for CABAC Decoding in Many-core Systems	293

· Novel Approach on Lifting-Based DWT and IDWT Processor with Multi-Context Configuration to Support Different Wavelet Filters	299
· Throughput-Scalable Hybrid-Pipeline Architecture for Multilevel Lifting 2-D DWT of JPEG 2000 Coder	305
Author Index	310