2008 International Conference on Application-Specific Systems, Architectures and Processors

Leuven, Belgium 2-4 July 2008



IEEE Catalog Number: ISBN 13:

CFP08063-PRT 978-1-4244-1897-8



IEEE 19th International Conference on

Application-Specific Systems, Architectures and Processors

Leuven, Belgium, July 2 - 4, 2008

TABLE OF CONTENTS

ASAP Organizing and Steering Committees	ix
ASAP Technical Program Committee	x
Keynote 1: Security and Ubiquity Opportunities for Application-Specific Processors, Ruby B. Lee	xii
Keynote 2: The Art of Application-Specific Processor Design: Great Artists use Good Tools, Gert Goossens	
Session 1: Application-Specific Processor Instruction Sets	1
Fast Custom Instruction Identification by Convex Subgraph Enumeration Bit Matrix Multiplication in Commodity Processors	
Interactive Session 1	13
Synthesis of Application Accelerators on Runtime Reconfigurable Hardware Floating Point Multiplication Rounding Schemes for Interval Arithmetic Fast Multivariate Signature Generation in Hardware: The Case of Rainbow Fault-Tolerant Dynamically Reconfigurable NoC-based SoC	19 25 31
Security Processor with Quantum Key Distribution Fully-Pipelined Efficient Architectures for FPGA Realization of Discrete Hadamard Transform Reconfigurable Viterbi Decoder on Mesh Connected Multiprocessor Architecture	43
Run-time Thread Sorting to Expose Data-level Parallelism	

Se	ssion 2: System-level Interconnect and Mapping in SoCs
	A New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems
•	Specific Architectures on Multi-FPGA Platforms
	PERMAP: A Performance-Aware Mapping for Application-Specific SoCs
Se	ssion 3: Advances in Cryptography 79
	Low-cost Implementations of NTRU for Pervasive Security
	On the High-Throughput Implementation of RIPEMD-160 Hash Algorithm
	Security Processor
Se	ssion 4: New Computational Methods97
	Efficient Systolization of Cyclic Convolution for Systolic Implementation of
	Sinusoidal Transforms
	Distributions
•	Low Discrepancy Sequences for Monte Carlo Simulations on Reconfigurable Platforms
Se	ssion 5: Novel Applications
	A Subsampling Pulsed UWB Demodulator Based on a Flexible Complex SVD 114 Dynamically Reconfigurable Regular Expression Matching Architecture
Se	ssion 6: New Directions in Application-Specific Design
•	Managing Multi-Core Soft-Error Reliability Through Utility-driven Cross Domain Optimization
In	teractive Session 2
	An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable
	Hardware
•	A Parallel Hardware Architecture for Connected Component Labeling Based on Fast Label Merging
	Operation Shuffling over Cycle Boundaries for Low Energy L0 Clustering 150 An Efficient Digital Circuit for Implementing Sequence Alignment Algorithm in an
	Extended Processor
٠	Concurrent Systolic Architecture for High-Throughput Implementation of 3- Dimensional DWT
	Hierarchical Design Space Exploration of a Cooperative MIMO Receiver for
	Reconfigurable Architectures
	A Dynamic Holographic Reconfiguration on a Four-Context ODRGA

•	FGPA-based Hardware Accelerator of the Heat Equation with Applications on Infrared Thermography
	FPGA Based Singular Value Decomposition for Image Processing Applications 185
Se	ession 7: Acceleration of Scientific and DSP Applications
	Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs
Se	ession 8: Advanced Communications Applications
	Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards
Se	ession 9: Arithmetic
	New Insights on Ling Adders227Integer and Floating-Point Constant Multipliers for FPGAs233An Efficient Method for Evaluating Polynomial and Rational FunctionApproximations239
Se	ession 10: Interconnect and Mapping245
	Mapping of the AES Cryptographic Algorithm on a Coarse-Grain Reconfigurable Array Processor
•	Loop-Oriented Metrics for Exploring and Application-Specific Architecture Design-Space
Se	ession 11: Novel Processor and Memory System Techniques
	Rapid Estimation of Instruction Cache Hit Rates Using Loop Profiling
Se	ession 12: Image and Video Processing
	Architecture of a Polymorphic ASIC for interoperability across multi-mode H.264 decoders

Αu	ıthor Index	310
•	Throughput-Scalable Hybrid-Pipeline Architecture for Multilevel Lifting 2-D DWT of JPEG 2000 Coder	. 305
	Configuration to Support Different Wavelet Filters	. 299
•	Novel Approach on Lifting-Based DWT and IDWT Processor with Multi-Context	