

2007 IEEE International Conference on Computer Design

**Lake Tahoe, CA
7-10 October 2007**

Pages 1-324



IEEE Catalog Number:
ISBN 13:

CFP07ICD-PRT
978-1-4244-1257-0

Table of Contents

Twiddle Factor Transformation for Pipelined FFT Processing	1
<i>In-Cheol Park, WonHee Son, and Ji-Hoon Kim</i>	
Contention-Free Switch-Based Implementation of 1024-point Radix-2 Fourier Transform Engine.....	7
<i>Hani Saleh, Bassam Jamil Mohd, Adnan Aziz, Earl Swartzlander</i>	
Speed-area optimized FPGA implementation for Full Search Block Matching	13
<i>Santosh Ghosh, Avishek Saha</i>	
Bounded Model Checking of Embedded Software in Wireless Cognitive Radio Systems	19
<i>Nannan He, Michael S. Hsiao</i>	
Application of Symbolic Computer Algebra to Arithmetic Circuit Veri cation	25
<i>Yuki Watanabe, Naofumi Homma, Takafumi Aoki, Tatsuo Higuchi</i>	
Continual Hashing for Ef cient Fine-grain State Inconsistency Detection	33
<i>Jae W. Lee, Myron King, Krste Asanovi’</i>	
Automatic SystemC TLM Generation for Custom Communication Platforms.....	41
<i>Lucky Lo Chi Yu Lo, Samar Abdi</i>	
Improving Cache Efficiency via Resizing + Remapping	47
<i>Subramanian Ramaswamy, Sudhakar Yalamanchili</i>	
Exploring DRAM Cache Architectures for CMP Server Platforms	55
<i>Li Zhao, Ravi Iyer, Ramesh Illikkal, Don Newell</i>	
A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS	63
<i>Amit Kumar, Partha Kundu, Arvind P. Singh, Li-Shiuan Peh, Niraj K. Jha</i>	
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation	71
<i>Andrew B. Kahng, Sung-Mo Kang, Wei Li, Bao Liu</i>	
Voltage Drop Reduction For On-chip Power Delivery Considering Leakage Current Variations	78
<i>Jeffrey Fan, NingMi, Sheldon X.-D. Tan</i>	
On Modeling Impact of Sub-Wavelength Lithography on Transistors	84
<i>Aswin Sreedhar, Sandip Kundu</i>	
Why We Need Statistical Static Timing Analysis.....	91
<i>Cristiano Forzan and Davide Pandini</i>	
Statistical Timing Analysis using Kernel Smoothing.....	97
<i>Jennifer L. Wong, Azadeh Davoodi, Vishal Khandelwal, Ankur Srivastava, Miodrag Potkonjak</i>	
Tutorial: Software-Defined Radio Technology	103
<i>Mark Cummings, Todor Cooklev</i>	
A Position-Insensitive Finished Store Buffer.....	105
<i>Erika Gunadi and Mikko H. Lipasti</i>	
A Low Overhead Hardware Technique for Software Integrity and Confidentiality.....	113
<i>Austin Rogers, Milena Milenkovic, Aleksandar Milenkovic</i>	
Cluster-Level Simultaneous Multithreading for VLIW Processors.....	121
<i>Manoj Gupta, Fermin Sanchez, Josep Llosa</i>	
Evaluating Voltage Islands in CMPs under Process Variations.....	129
<i>Abhishek Das, Serkan Ozdemir, Gokhan Memik, and Alok Choudhary</i>	
Non-arithmetic Carry Chains for Reconfigurable Fabrics	137
<i>Michael T. Frederick, Arun K. Somani</i>	
FPGA Global Routing Architecture Optimization Using a Multicommodity Flow Approach.....	144
<i>Yuanfang Hu, Yi Zhu, Michael B. Taylor, Chung-Kuan Cheng</i>	

Table of Contents

FPGA Routing Architecture Analysis Under Variations	152
<i>Suresh Srinivasan, Prasanth Mangalagiri, Yuan Xie, N. Vijaykrishnan</i>	
Energy-Aware Co-processor Selection for Embedded Processors on FPGAs.....	158
<i>Amir Hossein Gholamipour, Elaheh Bozorgzadeh, Sudarshan Banerjee</i>	
Benchmarks and Performance Analysis of Decimal Floating-Point Applications.....	164
<i>Liang-Kai Wang, Charles Tsen, Michael J. Schulte, and Divya Jhalani</i>	
Multi-Core Data Streaming Architecture for Ray Tracing	171
<i>Yoshiyuki Kaeriyama, Daichi Zaitsu, Kenichi Suzuki, Hiroaki Kobayashi, Nobuyuki Ohba</i>	
Hardware Libraries: An Architecture for Economic Acceleration in Soft Multi-Core Environments	179
<i>David Meisner, Sherief Reda</i>	
Compiler-assisted Architectural Support for Program Code Integrity Monitoring in Application-specific Instruction Set Processors.....	187
<i>Hai Lin, Xuan Guan, Yunsu Fei, Zhijie Jerry Shiz</i>	
Implementing a 2-Gbs 1024-bit 1/2-rate Low-Density Parity-Check Code Decoder in Three-Dimensional Integrated Circuits.....	194
<i>Lili Zhou, Cherry Wakayama, Robing Panda, Nuttorn Jangkrajarn, Bo Hu, C-J Richard Shi</i>	
Amdahl's Figure of Merit, SiGe HBT BiCMOS, and 3D Chip Stacking	202
<i>Phil Jacobs, Aamir Zia, Okan Erdogan, Paul Belemjian, Peng Jin, Jin Woo Kim, Mike Chu, Russ Kraft, and John F. McDonald</i>	
Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs).....	208
<i>Xiaoxia Wu, Paul Falkenstern, Yuan Xie</i>	
Industry Challenges in Wireless Communication.....	215
<i>Sanjay Vishin, Sule Ozev</i>	
Exploring the Interplay of Yield, Area, and Performance in Processor Caches.....	216
<i>Hyunjin Lee, Sangyeun Cho, and Bruce R. Childers</i>	
Improving the Reliability of On-chip L2 Cache Using Redundancy.....	224
<i>K. Bhattacharya, S. Kim and N. Ranganathan</i>	
Reducing Leakage Power in Peripheral Circuits of L2 Caches.....	230
<i>Houman Homayoun and Alex Veidenbaum</i>	
Two-level Data Prefetching.....	238
<i>Fei Gao, Hanyu Cui, Suleyman Sair</i>	
Cache Replacement Based on Reuse-Distance Prediction.....	245
<i>Georgios Keramidas, Pavlos Petoumenos, Stefanos Kaxiras</i>	
Constraint Satisfaction in Incremental Placement with Application to Performance Optimization under Power Constraints	251
<i>Huan Ren, Shantanu Dutt</i>	
Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration	259
<i>Yongxiang Liu, Yuchun Ma, Eren Kursun, Glenn Reinman and Jason Cong</i>	
Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs.....	267
<i>Eric Wong, Sung Kyu Lim</i>	
Placement and Routing of RF Embedded Passive Designs In LCP Substrate	273
<i>Mohit Pathak, Souvik Mukherjee, Madhavan Swaminathan, Ege Engin, and Sung Kyu Lim</i>	
A Radix-10 SRT Divider Based on Alternative BCD Codings.....	280
<i>Alvaro Vazquez, Elisardo Antelo, Paolo Montuschi</i>	

Table of Contents

Hardware Design of a Binary Integer Decimal-based Floating-point Adder	288
<i>Charles Tsen, Sonia González-Navarro, Michael Schulte</i>	
A Parallel IEEE P754 Decimal Floating-Point Multiplier	296
<i>Brian Hickmann, Andrew Krioukov, and Michael Schulte, Mark Erle</i>	
Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier	304
<i>Michael J. Schulte, Dimitri Tan, Carl E. Lemonds</i>	
Optimized Design of a Double-Precision Floating-Point Multiply-Add-Fused Unit for Data Dependence.....	311
<i>Gongqiong Li, Zhaolin Li</i>	
Low-Cost Run-time Diagnosis of Hard Delay Faults in the Functional Units of a Microprocessor.....	317
<i>Sule Ozev, Daniel J. Sorin, and Mahmut Yilmaz</i>	
Improving the Reliability of On-Chip Data Caches Under Process Variations	325
<i>Wei Wu, Jun Yang, Sheldon X.-D. Tan, Shih-Lien Lu</i>	
Prioritizing Verification via Value-based Correctness Criticality.....	333
<i>Joonhyuk Yoo and Manoj Franklin</i>	
Memory Based Computation Using Embedded Cache for Processor Yield and Reliability Improvement.....	341
<i>Somnath Paul and Swarup Bhunia</i>	
Accurate Modeling and Fault Simulation of Byzantine Resistive Bridges	347
<i>Hugo Cheung, Sandeep K. Gupta</i>	
Negative-Skewed Shadow Registers for At-Speed Delay Variation Characterization	354
<i>Jie Li and John Lach</i>	
An Efficient Routing Method for Pseudo-Exhaustive Built-in Self-Testing of High-Speed Interconnects.....	360
<i>J. Liu and W. B. Jone</i>	
Detecting Errors in a Polynomial Basis Multiplier Using Multiple Parity Bits for Both Inputs	368
<i>Siavash Bayat-Saramdi and M.A. Hasan</i>	
Modeling Soft Error Effects Considering Process Variations	376
<i>Chong Zhao, Sujit Dey</i>	
An Automated Runtime Power-Gating Scheme.....	382
<i>Mototsugu Hamada, Takeshi Kitahara, Naoyuki Kawabe, Hironori Sato, Tsuyoshi Nishikawa, Takayoshi Shimazawa, Takahiro Yamashita, Hiroyuki Hara, and Yukihiro Oowaki</i>	
A Power Gating Scheme for Ground Bounce Reduction during Mode Transition	388
<i>Ku He, Rong Luo, Yu Wang</i>	
Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array.....	395
<i>Yoonjin Kim and Rabi N. Mahapatra</i>	
Post-Layout Comparison of High Performance 64b Static Adders in Energy- Delay Space.....	401
<i>Sheng Sun, Carl Sechen</i>	
CAP: Criticality Analysis for Power-Efficient Speculative Multithreading.....	409
<i>James Tuck, Wei Liu, Josep Torrellas</i>	
Power-Aware Mapping for Reconfigurable NoC Architectures	417
<i>Mehdi Modarressi, Hamid Sarbazi-Azad</i>	
LEMap: Controlling Leakage in Large Chip-multiprocessor Caches via Pro le-guided Virtual Address Translation	423
<i>Jugash Chandarlapati and Mainak Chaudhuri</i>	
Power Efficient Register File Update Approach for Embedded Processors.....	431
<i>Raid Ayoub and Alex Orailoglu</i>	

Table of Contents

A Technique for Selecting CMOS Transistor Orders	438
<i>Ting-Wei Chiang, C Y Roger Chen, and Wei-Yu Chen</i>	
Algorithms to Simplify Multi-Clock/Edge Timing Constraints.....	444
<i>Veerapaneni Nagbhushan, C.Y. Roger Chen</i>	
An Efficient Gate Delay Model for VLSI Design	450
<i>Ting-Wei Chiang, C Y Roger Chen, and Wei-Yu Chen</i>	
Fast Power Network Analysis with Multiple Clock Domains.....	456
<i>Wanping Zhang, Ling Zhang, Rui Shi, He Peng, Zhi Zhu Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Nuriyoki Ito, Chung-Kuan Cheng</i>	
Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads	464
<i>Davy Genbrugge, Lieven Eeckhout</i>	
Combining Cluster Sampling with Single Pass Methods for Efficient Sampling Regimen Design	472
<i>Paul D. Bryan, Thomas M. Conte</i>	
A Novel O(1) Parallel Deadlock Detection Algorithm and Architecture for Multi-unit Resource Systems	480
<i>Xiang Xiao and Jaehwan John Lee</i>	
Limits on Voltage Scaling for Caches Utilizing Fault Tolerant Techniques.....	488
<i>Mohammad A Makhzan, Amin Khajeh, Ahmed Eltawil, and Fadi Kurdahi</i>	
VOSCH: Voltage Scaled Cache Hierarchies	496
<i>Weng-Fai Wong, Cheng-Kok Koh, Yiran Chen and Hai Li</i>	
Exploiting eDRAM bandwidth with data prefetching: simulation and measurements.....	504
<i>Valentina Salapura, Jose R. Brunheroto, Fernando Redigolo, Alan Gara</i>	
Digital Calibration of RF Transceivers for I-Q Imbalances and Nonlinearity	512
<i>Erkan Acar and Sule Ozev</i>	
Fault-Based Alternate Test of RF Components	518
<i>S. Sermet Akbay, Abhijit Chatterjee</i>	
Circuit-level Mismatch Modelling and Yield Optimization for CMOS Analog Circuits	526
<i>Mingjing Chen and Alex Orailoglu</i>	
A Study on Self-Timed Asynchronous Subthreshold Logic.....	533
<i>Niklas Lotze, Maurits Ortmanns, Yiannos Manoli</i>	
SCAFFI: An intrachip FPGA asynchronous interface based on hard macros	541
<i>Julian Pontes, Rafael Soares, Ewerson Carvalho, Fernando Moraes, Ney Calazans</i>	
Passive Compensation For High Performance Inter-Chip Communication	547
<i>Chun-Chen Liu, Haikun Zhu and Chung-Kuan Cheng</i>	
Transparent Mode Flip-Flops for Collapsible Pipelines	553
<i>Eric L. Hill and Mikko H. Lipasti</i>	
CMOS Logic Design with Independent-gate FinFETs	561
<i>Anish Muttreja, Niket Agarwal and Niraj K. Jha</i>	
Distributed Voting for Fault-Tolerant Nanoscale Systems	569
<i>Ali Namazi and Mehrdad Nourani</i>	
Hybrid Resistor/FET-Logic Demultiplexer Architecture Design for Hybrid CMOS/Nanodevice Circuits	575
<i>Shu Li and Tong Zhang</i>	
VIZOR: Virtually Zero Margin Adaptive RF for Ultra Low Power Wireless Communication	581
<i>Rajarajan Senguttuvan, Shreyas Sen and Abhijit Chatterjee</i>	
Register Binding Guided by the Size of Variables	588
<i>Noureddine Chabini and Wayne Wolf</i>	

Table of Contents

Power Variations of Multi-Port Routers in an Application-Specific NoC Design : A Case Study	596
<i>Balasubramanian Sethuraman, Ranga Vemuri</i>	
System Level Power Estimation Methodology with H.264 Decoder Prediction IP Case Study	602
<i>Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi, Nikil Dutt</i>	
A Novel Profile-Driven Technique for Simultaneous Power and Code-size Optimization of Microcoded IPs	610
<i>Bita Gorjiara, Daniel Gajski</i>	
Power Reduction of Chip Multi-Processors using Shared Resource Control Cooperating with DVFS	616
<i>Ryo Watanabe, Masaaki Kondo, Hiroshi Nakamura, Takashi Nanya</i>	
Effective Dynamic Thermal Management for MPEG-4 Decoding	624
<i>Inchoon Yeo, Heung Ki Lee, Eun Jung Kim, Ki Hwan Yum</i>	
Priority-Monotonic Energy Management for Real-Time Systems with Reliability Requirements	630
<i>Dakai Zhu, Xuan Qi, Hakan Aydin</i>	
Maximizing the Throughput-Area Efficiency of Fully-Parallel Low-Density Parity-Check Decoding with C-Slow Retiming and Asynchronous Deep Pipelining	637
<i>Ming Su, Lili Zhou, C.-J. Richard Shi</i>	