

# **2008 International Conference on Field Programmable and Logic Applications**

**Heidelberg, Germany  
8-10 September 2008**

**Pages 1-353**



**IEEE Catalog Number:**  
**ISBN 13:**

**CFP08623-PRT**  
**978-1-4244-1960-9**

# Table of Contents

<b>FPGA: THE FUTURE PLATFORM FOR TRANSFORMING, TRANSPORTING AND COMPUTING DATA.....</b>	<b>1</b>
<i>Ivo Bolsens</i>	
<b>FPGAS IN HIGH ENERGY PHYSICS EXPERIMENTS AT CERN.....</b>	<b>2</b>
<i>Luciano Musa</i>	
<b>SEARCHING FOR ET WITH FPGA'S.....</b>	<b>3</b>
<i>Dan Werthimer</i>	
<b>KEYNOTE: HIGH PERFORMANCE COMPUTING BASED ON FPGAS.....</b>	<b>4</b>
<i>Otto Wohlmut</i>	
<b>INCREASING THE LEVEL OF ABSTRACTION IN FPGA-BASED DESIGNS .....</b>	<b>5</b>
<i>Martin Danek, Jiri Kadlec, Roman Bartosinski, Lukas Kohout</i>	
<b>MODELING RECURSION DATA STRUCTURES FOR FPGA-BASED IMPLEMENTATION .....</b>	<b>11</b>
<i>Spyridon Ninos, Apostolos Dollas</i>	
<b>A PORTABLE ABSTRACTION LAYER FOR HARDWARE THREADS.....</b>	<b>17</b>
<i>Enno Lubbers and Marco Platzner</i>	
<b>BITSTREAM ENCRYPTION AND AUTHENTICATION WITH AES-GCM IN DYNAMICALLY RECONFIGURABLE SYSTEMS.....</b>	<b>23</b>
<i>Yohei Hori, Akashi Satoh, Hirofumi Sakane, and Kenji Toda</i>	
<b>THREE-STAGE PIPELINE IMPLEMENTATION FOR SHA2 USING DATA FORWARDING .....</b>	<b>29</b>
<i>Hoang Anh Tuan, Katsuhiko Yamazaki, Shigeru Oyanagi</i>	
<b>CHOSEN-MESSAGE SPA ATTACKS AGAINST FPGA-BASED RSA HARDWARE IMPLEMENTATIONS.....</b>	<b>35</b>
<i>Atsushi Miyamoto, Naofumi Homma and Takafumi Aoki, Akashi Satoh</i>	
<b>EXPLORING FPGA NETWORK ON CHIP IMPLEMENTATIONS ACROSS VARIOUS APPLICATION AND NETWORK LOADS.....</b>	<b>41</b>
<i>Graham Schelle and Dirk Grunwald</i>	
<b>REDUCING INTERCONNECTION COST IN COARSE-GRAINED DYNAMIC COMPUTING THROUGH MULTISTAGE NETWORK .....</b>	<b>47</b>
<i>Ricardo Ferreira, Marcone Laure, Mateus Rutzig, Antonio C. Beck, Luigi Carro</i>	
<b>NOC ARCHITECTURE DESIGN FOR MULTI-CLUSTER CHIPS.....</b>	<b>53</b>
<i>Henrique C. Freitas, Philippe O. A. Navaux, Tatiana G. S. Santos</i>	
<b>FAST AND ACCURATE RESOURCE ESTIMATION OF RTL-BASED DESIGNS TARGETING FPGAS.....</b>	<b>59</b>
<i>Paul Schumacher and Pradip Jha</i>	
<b>FAST TOGGLE RATE COMPUTATION FOR FPGA CIRCUITS.....</b>	<b>65</b>
<i>Tomasz S. Czajkowski, Stephen D. Brown</i>	
<b>ON-THE-FLY ATTESTATION OF RECONFIGURABLE HARDWARE .....</b>	<b>71</b>
<i>Ricardo Chaves, Georgi Kuzmanov, Leonel Sousa</i>	
<b>HOWFAST IS AN FPGA IN IMAGE PROCESSING .....</b>	<b>77</b>
<i>Takashi Saegusa, Tsutomu Maruyama and Yoshiki Yamaguchi</i>	
<b>A SCALABLE COMPUTING AND MEMORY ARCHITECTURE FOR VARIABLE BLOCK SIZE MOTION ESTIMATION ON FIELD-PROGRAMMABLE GATE ARRAYS.....</b>	<b>83</b>
<i>Theepan Moorthy and Andy Ye</i>	
<b>REAL-TIME IMAGE SUPER RESOLUTION USING AN FPGA.....</b>	<b>89</b>
<i>Oliver Bowen, Christos-Savvas Bouganis</i>	

# Table of Contents

<b>sFPGA - A SCALABLE SWITCH BASED FPGA ARCHITECTURE AND DESIGN METHODOLOGY</b> .....	95
<i>Shakith Fernando, Xiaolei Chen and Yajun Ha</i>	
<b>FPGA FAMILY COMPOSITION AND EFFECTS OF SPECIALIZED BLOCKS</b> .....	101
<i>Pongstorn Maidee, Nagib Hakim, Kia Bazargan</i>	
<b>A VARIATION-AWARE CONSTANT-ORDER OPTIMIZATION SCHEME UTILIZING DELAY DETECTORS TO SEARCH FOR FASTEST PATHS ON FPGAS</b> .....	107
<i>K. Kobayashi, Y. Kume, C.L. Ngo, Y. Sugihara and H. Onodera</i>	
<b>NO-BREAK DYNAMIC DEFRAGMENTATION OF RECONFIGURABLE DEVICES</b> .....	113
<i>Sandor P. Fekete, Tom Kamphans, Nils Schweer, Christopher Tessars, Jan C. van der Veen, Josef Angermeier, Dirk Koch, Jurgen Teich</i>	
<b>RECOBUS-BUILDER - A NOVEL TOOL AND TECHNIQUE TO BUILD STATICALLY AND DYNAMICALLY RECONFIGURABLE SYSTEMS FOR FPGAS</b> .....	119
<i>Dirk Koch, Christian Beckhoff, and Jurgen Teich</i>	
<b>AN EFFICIENT RUN-TIME ROUTER FOR CONNECTING MODULES IN FPGAS</b> .....	125
<i>Jorge Suris, Cameron Patterson and Peter Athanas</i>	
<b>HIGH-SPEED REGULAR EXPRESSION MATCHING ENGINE USING MULTI-CHARACTER NFA</b> .....	131
<i>Norio Yamagaki, Reetinder Sidhu, Satoshi Kamiya</i>	
<b>SCALABLE HIGH-THROUGHPUT SRAM-BASED ARCHITECTURE FOR IP-LOOKUP USING FPGA</b> .....	137
<i>Hoang Le, Weirong Jiang, Viktor K. Prasanna</i>	
<b>MINING ASSOCIATION RULES WITH SYSTOLIC TREES</b> .....	143
<i>Song Sun and Joseph Zambreno</i>	
<b>A CONFIGURABLE AND PROGRAMMABLE MOTION ESTIMATION PROCESSOR FOR HE H.264 VIDEO CODEC</b> .....	149
<i>Jose Luis Nunez-Yanez, Eddie Hung, Vassilios Chouliaras</i>	
<b>A FLEXIBLE AND RELIABLE EMBEDDED SYSTEM FOR DETECTOR CONTROL IN A HIGH ENERGY PHYSICS EXPERIMENT</b> .....	155
<i>Tobias Krawutschke</i>	
<b>AREA OPTIMIZATION OF CRYPTOGRAPHIC CO-PROCESSORS IMPLEMENTED IN DUAL-RAIL WITH PRECHARGE POSITIVE LOGIC</b> .....	161
<i>Sylvain Guillely, Laurent Sauvage, Jean-Luc Danger and Philippe Hoogvorst</i>	
<b>LOOP UNROLLING AND SHIFTING FOR RECONFIGURABLE ARCHITECTURES</b> .....	167
<i>Ozana Silvia Dragomir, Todor Stefanov, and Koen Bertels</i>	
<b>CHIMPS: A C-LEVEL COMPILATION FLOW FOR HYBRID CPU-FPGA ARCHITECTURES</b> .....	173
<i>Andrew Putnam, Dave Bennett, Eric Dellinger, Jeff Mason, Prasanna Sundararajan, Susan Eggers</i>	
<b>COMBINING DATA REUSE EXPLOITATION WITH DATA-LEVEL PARALLELIZATION FOR FPGA TARGETED HARDWARE COMPILATION: A GEOMETRIC PROGRAMMING FRAMEWORK</b> .....	179
<i>Qiang Liu, George A. Constantinides, Konstantinos Masselos, and Peter Y.K. Cheung</i>	
<b>FPGA IMPLEMENTATION OF A FLEXIBLE DECODER FOR LONG LDPC CODES</b> .....	185
<i>Christiane Beuschel, Hans-Jorg Pfliederer</i>	
<b>TOWARDS AN "EARLY NEURAL CIRCUIT SIMULATOR": A FPGA IMPLEMENTATION OF PROCESSING IN THE RAT WHISKER SYSTEM</b> .....	191
<i>Brian Leung, Yan Pan, Chris Schroeder, Seda Ogrenci Memik, Gokhan Memik, Mitra JZ Hartmann</i>	
<b>DECIMAL MULTIPLIER ON FPGA USING EMBEDDED BINARY MULTIPLIERS</b> .....	197
<i>Horacio C. Neto, Mario P. Vestias</i>	

# Table of Contents

<b>A COMPUTATION- AND COMMUNICATION- INFRASTRUCTURE FOR MODULAR SPECIAL INSTRUCTIONS IN A DYNAMICALLY RECONFIGURABLE PROCESSOR.....</b>	<b>203</b>
<i>Lars Bauer, Muhammad Shafique, and Jörg Henkel</i>	
<b>APPLICATION-ADAPTIVE RECONFIGURATION OF MEMORY ADDRESS SHUFFLER FOR FPGA-EMBEDDED INSTRUCTION-SET PROCESSOR.....</b>	<b>209</b>
<i>Young-Su Kwon, Bon-Tae Koo, and Nak-Woong Eum</i>	
<b>INSTRUCTION BUFFER MODE FOR MULTI-CONTEXT DYNAMICALLY RECONFIGURABLE PROCESSORS.....</b>	<b>215</b>
<i>Toru Sano, Masaru Kato, Satoshi Tsutsumi, Yohei Hasegawa and Hideharu Amano</i>	
<b>AN ANALYTICAL MODEL DESCRIBING THE RELATIONSHIPS BETWEEN LOGIC ARCHITECTURE AND FPGA DENSITY.....</b>	<b>221</b>
<i>Andrew Lam, Steven J.E. Wilton, Philip Leong, Wayne Luk</i>	
<b>RAPID ESTIMATION OF POWER CONSUMPTION FOR HYBRID FPGAS.....</b>	<b>227</b>
<i>Chun Hok Ho, Philip H.W. Leong, Wayne Luk, Steven J.E. Wilton</i>	
<b>A TECHNIQUE FOR MINIMIZING POWER DURING FPGA PLACEMENT.....</b>	<b>233</b>
<i>Kristofer Vorwerk, Madhu Raman, Julien Dunoyer, Yaun-chung Hsu, Arun Kundu, Andrew Kennings</i>	
<b>SAMPLING FROM THE EXPONENTIAL DISTRIBUTION USING INDEPENDENT BERNOULLI VARIATES.....</b>	<b>239</b>
<i>David B. Thomas and Wayne Luk</i>	
<b>ENHANCING SECURITY OF RING OSCILLATOR-BASED TRNG IMPLEMENTED IN FPGA.....</b>	<b>245</b>
<i>Viktor Fischer, Florent Bernard, Nathalie Bochard, Michal Varchola</i>	
<b>DIGITAL HILBERT TRANSFORMERS FOR FPGA-BASED PHASE-LOCKED LOOPS.....</b>	<b>251</b>
<i>Martin Kumm, M. Shahab Sanjari</i>	
<b>METAWIRE: USING FPGA CONFIGURATION CIRCUITRY TO EMULATE A NETWORK-ON-CHIP.....</b>	<b>257</b>
<i>M. Shelburne, C. Patterson, P. Athanas, M. Jones, B. Martin, R. Fong</i>	
<b>GICS: GENERIC INTERCONNECTION SYSTEM.....</b>	<b>263</b>
<i>Tomas Martinek, Jan Korenek, Tomas Malek</i>	
<b>A LINK REMOVAL METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS.....</b>	<b>269</b>
<i>Daihan Wang, Hiroki Matsutani, Hideharu Amano, Michihiro Koibuchi</i>	
<b>MAPPING AND SCHEDULING WITH TASK CLUSTERING FOR HETEROGENEOUS COMPUTING SYSTEMS.....</b>	<b>275</b>
<i>Y. M. Lam, J.G.F. Coutinho, W. Luk, P. H. W. Leong</i>	
<b>LOW-LATENCY HIGH-BANDWIDTH HW/SW COMMUNICATION IN A VIRTUAL MEMORY ENVIRONMENT.....</b>	<b>281</b>
<i>Holger Lange and Andreas Koch</i>	
<b>ATCA-BASED COMPUTATION PLATFORM FOR DATA ACQUISITION AND TRIGGERING IN PARTICLE PHYSICS EXPERIMENTS.....</b>	<b>287</b>
<i>Ming Liu, Johannes Lang, Shuo Yang, Tiago Perez, Wolfgang Kuehn, Hao Xu, Dapeng Jin, Qiang Wang, Lu Li, Zhen An Liu, Zhonghai Lu, Axel Jantsch</i>	
<b>AN FPGA-BASED HIGH-SPEED, LOW-LATENCY TRIGGER PROCESSOR FOR HIGH-ENERGY PHYSICS.....</b>	<b>293</b>
<i>Jan de Cuveland, Felix Rettig, Venelin Angelov, and Volker Lindenstruth</i>	
<b>SHARED RECONFIGURABLE ARCHITECTURES FOR CMPS.....</b>	<b>299</b>
<i>Matthew A. Watkins, Mark J. Cianchetti, and David H. Albonesi</i>	

# Table of Contents

<b>POWER REDUCTION TECHNIQUES FOR DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAYS.....</b>	<b>305</b>
<i>T. Nishimura, K. Hirai, Y. Saito, T. Nakamura, Y. Hasegawa, S. Tsutsusmi, V. Tunbunheng, and H. Amano</i>	
<b>AN INTEGRATED DEBUGGING ENVIRONMENT FOR FPGA COMPUTING PLATFORMS.....</b>	<b>311</b>
<i>Kevin Camera, Robert W. Brodersen</i>	
<b>SECURE FPGA CONFIGURATION ARCHITECTURE PREVENTING SYSTEM DOWNGRADE .....</b>	<b>317</b>
<i>Benoît Badrignans, Reouven Elbaz and Lionel Torres</i>	
<b>BITSTREAM COMPRESSION TECHNIQUES FOR VIRTEX 4 FPGAS.....</b>	<b>323</b>
<i>Radu Stefan, Sorin D. Cotofan.</i>	
<b>FPGA ACCELERATION OF MONTE-CARLO BASED CREDIT DERIVATIVE PRICING.....</b>	<b>329</b>
<i>Alexander Kaganov, Paul Chow, Asif Lakhany</i>	
<b>FPGA ACCELERATION OF QUASI-MONTE CARLO IN FINANCE.....</b>	<b>335</b>
<i>Nathan A. Woods, Tom VanCourt</i>	
<b>Acceleration of a Production Rigid Molecule Docking Code.....</b>	<b>341</b>
<i>Bharat Sukhwani, Martin C. Herbordt</i>	
<b>SPP1148 BOOTH: FINE GRAIN RECONFIGURABLE ARCHITECTURES.....</b>	<b>347</b>
<i>Josef Angermeier, Mateusz Majer, Jurgen Teich, Lars Braun, Tobias Schwalb, Philipp Graf, Michael Hubner, Jurgen Becker, Enno Lubbers, Marco Platzner, Christopher Claus, Walter Stechele, Andreas Herkersdorf, Markus Rullmann, Renate Merker</i>	
<b>SPP1148 BOOTH: COARSE-GRAINED RECONFIGURATION.....</b>	<b>348</b>
<i>Sven Eisenhardt, Thomas Schweizer, Julio A. de Oliveira Filho, Tobias Oppold, Wolfgang Rosenstiel, Alexander Thomas, Jurgen Becker, Frank Hannig, Dmitriy Kissler, Hritam Dutta, Jurgen Teich, Heiko Hinkelmann, Peter Zipf, and Manfred Glesner</i>	
<b>SPP1148 BOOTH: APPLICATION-SPECIFIC RECONFIGURABLE PROCESSORS .....</b>	<b>349</b>
<i>Heiko Hinkelmann, Peter Zipf, Manfred Glesner, Matthias Alles, Timo Vogt, Norbert Wehn, Gotz Kappen, Tobias G. Noll</i>	
<b>SPP1148 BOOTH: SEAMLESS DESIGN FLOW FOR RECONFIGURABLE SYSTEMS.....</b>	<b>350</b>
<i>Andreas Schallenberg, Achim Rettberg, Wolfgang Nebel, Franz Rammig</i>	
<b>SPP1148 BOOTH: NETWORK PROCESSORS.....</b>	<b>351</b>
<i>Thilo Pionteck, Roman Koch, Carsten Albrecht, Erik Maehle, Michael Meitinger, Rainer Ohlendorf, Thomas Wild, Andreas Herkersdorf</i>	
<b>SPP1148 BOOTH: HYPERRECONFIGURABLE ARCHITECTURES.....</b>	<b>352</b>
<i>Sebastian Lange, Martin Middendorf</i>	
<b>Floating Point Datapath Synthesis for FPGAs.....</b>	<b>354</b>
<i>Martin Langhammer</i>	
<b>AUTOMATIC GENERATION OF RUN-TIME PARAMETERIZABLE CONFIGURATIONS .....</b>	<b>360</b>
<i>Karel Bruneel and Dirk Stroobandt</i>	
<b>GENERATION OF PARTIAL FPGA CONFIGURATIONS AT RUN-TIME.....</b>	<b>366</b>
<i>Miguel L. Silva, Joao Canas Ferreira</i>	
<b>NOVEL FPGA BASED HAAR CLASSIFIER FACE DETECTION ALGORITHM ACCELERATION.....</b>	<b>372</b>
<i>Changjian Gao, Shih-Lien Lu</i>	
<b>AN FPGA-BASED IMPLEMENTATION OF THE MINRES ALGORITHM.....</b>	<b>378</b>
<i>David Boland, George A. Constantinides</i>	
<b>EFFICIENT FPGA MAPPING OF GILBERT'S ALGORITHM FOR SVM TRAINING ON LARGE-SCALE CLASSIFICATION PROBLEMS .....</b>	<b>384</b>
<i>Markos Papadonikolakis, Christos-Savvas Bouganis</i>	

# Table of Contents

<b>AREA AND RECONFIGURATION TIME MINIMIZATION OF THE COMMUNICATION NETWORK IN REGULAR 2D RECONFIGURABLE ARCHITECTURES .....</b>	<b>390</b>
<i>Christophe Wolinski, Krzysztof Kuchcinski, Jurgen Teich, Frank Hannig</i>	
<b>AN SYMBOLIC DECOMPOSITION OF FUNCTIONS WITH MULTI-VALUED INPUTS AND OUTPUTS FOR FPGA-BASED IMPLEMENTATION.....</b>	<b>396</b>
<i>Stanislaw Deniziak, Mariusz Wi niewski</i>	
<b>MEMORY ACCESS PARALLELISATION IN HIGH-LEVEL LANGUAGE COMPILATION FOR RECONFIGURABLE ADAPTIVE COMPUTERS .....</b>	<b>402</b>
<i>Hagen Gadke, Florian Stock, Andreas Koch</i>	
<b>RECONFIGURABLE HARDWARE: THE HOLY GRAIL OF MATCHING PERFORMANCE WITH PROGRAMMING PRODUCTIVITY.....</b>	<b>408</b>
<i>Claudio Brunelli, Fabio Garzia, Jari Nurmi, Fabio Campi, Damien Picard</i>	
<b>FAULT TOLERANT METHODS FOR RELIABILITY IN FPGAs.....</b>	<b>414</b>
<i>Edward Stott, Pete Sedcole, Peter Y. K. Cheung</i>	
<b>A NON-VOLATILE RUN-TIME FPGA USING THERMALLY ASSISTED SWITCHING MRAMS.....</b>	<b>420</b>
<i>Yoann Guillemenet, Lionel Torres, Gilles Sassatelli, Nicolas Bruchon, Ilham Hassoune</i>	
<b>THE EFFECT OF SPARSE SWITCH PATTERNS ON THE AREA EFFICIENCY OF MULTI-BIT ROUTING RESOURCES IN FIELD-PROGRAMMABLE GATE ARRAYS.....</b>	<b>426</b>
<i>Ping Chen and Andy Ye</i>	
<b>AN EMBEDDED DYNAMICALLY SELF-RECONFIGURABLE MASTER-SLAVES MPSOC ARCHITECTURE.....</b>	<b>430</b>
<i>Kimon Karras, Elias S. Manolakos</i>	
<b>EMMA - A SUGGESTION FOR AN EMBEDDED MULTI-PRECISION MULTIPLIER ARRAY FOR FPGAS.....</b>	<b>434</b>
<i>Oliver A. Pfänder and Hans-Jörg Pflleiderer</i>	
<b>THE HARDWARE APPLICATION PLATFORM OF THE HARTES PROJECT.....</b>	<b>438</b>
<i>Immacolata Colacicco, Giacomo Marchiori, Raffaele Tripiccione</i>	
<b>SCALABLE HIGH PERFORMANCE COMPUTING ON FPGA CLUSTERS USING MESSAGE PASSING.....</b>	<b>442</b>
<i>Eoin Creedon, Michael Mancke</i>	
<b>FPGA INTERCONNECT DESIGN USING LOGICAL EFFORT .....</b>	<b>446</b>
<i>Haile Yu, Yuk Hei Chan, Philip H. W. Leong</i>	
<b>AN ILP FORMULATION FOR ARCHITECTURAL SYNTHESIS AND APPLICATION MAPPING ON FPGA-BASED HYBRID MULTI-PROCESSOR SOC.....</b>	<b>450</b>
<i>Jason Wu, John Williams and Neil Bergmann</i>	
<b>OPERATING SYSTEM SUPPORT FOR ONLINE PARTIAL DYNAMIC RECONFIGURATION MANAGEMENT .....</b>	<b>454</b>
<i>Marco D. Santambrogio, Vincenzo Rana, Donatella Sciuto</i>	
<b>LOOP SCHEDULING AND ASSIGNMENT TO MINIMIZE ENERGY WHILE HIDING LATENCY FOR HETEROGENEOUS MULTI-BANK MEMORY .....</b>	<b>458</b>
<i>Meikang Qiu, Jiande Wu, Chun Jason Xue, Jingtong Aaron Hu, Wei-Che Tseng, Edwin H.-M. Sha</i>	
<b>NUMERICAL FUNCTION GENERATORS USING BILINEAR INTERPOLATION .....</b>	<b>462</b>
<i>Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler</i>	
<b>A VERSATILE HARDWARE ARCHITECTURE FOR A CFAR DETECTOR BASED ON A LINEAR INSERTION SORTER.....</b>	<b>466</b>
<i>Roberto Perez-Andrade, Rene Cumplido, Claudia Feregrino-Uribe, Fernando Martin Del Campo</i>	

# Table of Contents

<b>POLYMORPHIC WAVELET ARCHITECTURES USING RECONFIGURABLE HARDWARE .....</b>	<b>470</b>
<i>Amit Pande and Joseph Zambreno</i>	
<b>DIRECT SIGMA-DELTA MODULATED SIGNAL PROCESSING IN FPGA.....</b>	<b>474</b>
<i>Chiu-Wa Ng, Ngai Wong, Hayden Kwok-Hay So, and Tung-Sang Ng</i>	
<b>A LIFTING-BASED DWT AND IDWT PROCESSOR WITH MULTI-CONTEXT CONFIGURATION AND NORMALIZATION FACTOR .....</b>	<b>478</b>
<i>Andre Guntoro, Manfred Glesner</i>	
<b>RECONFIGURABLE PLATFORMS AND THE CHALLENGES FOR LARGE-SCALE IMPLEMENTATIONS OF SPIKING NEURAL NETWORKS.....</b>	<b>482</b>
<i>Jim Harkin, Fearghal Morgan, Steve Hall, Piotr Dudek, Thomas Dowrick, Liam McDaid</i>	
<b>A DEDICATED DMA LOGIC ADDRESSING A TIME MULTIPLEXED MEMORY TO REDUCE THE EFFECTS OF THE SYSTEM BUS BOTTLENECK.....</b>	<b>486</b>
<i>Claudio Brunelli, Fabio Garzia, Carmelo Giliberto and Jari Nurmi</i>	
<b>CUSTOMIZED RECONFIGURABLE INTERCONNECTION NETWORKS FOR MULTIPLE APPLICATION SOCS.....</b>	<b>490</b>
<i>Hongbing Fan, Yu-Liang Wu, Jason Ernst</i>	
<b>NEW DIMENSIONS FOR MULTIPROCESSOR ARCHITECTURES: ON DEMAND HETEROGENEITY, INFRASTRUCTURE AND PERFORMANCE THROUGH RECONFIGURABILITY - THE RAMSOC APPROACH.....</b>	<b>494</b>
<i>Diana Göhringer, Michael Hübner, Thomas Perschke, Jürgen Becker</i>	
<b>CVC: THE C TO RTL COMPILER FOR CALLBACK-BASED VERIFICATION MODEL .....</b>	<b>498</b>
<i>Yasuhiro Ito, Yutaka Sugawara, Mary Inaba, Kei Hiraki</i>	
<b>PERFORMANCE OPTIMIZATION BY TRACK SWAPPING ON CRITICAL PATHS UTILIZING RANDOM VARIATIONS FOR FPGAS .....</b>	<b>502</b>
<i>Y. Sugihara, Y. Kume, K. Kobayashi, and H. Onodera</i>	
<b>SAT Based Resource Binding for Reducing Critical Path Delays.....</b>	<b>506</b>
<i>Kenshu Seto, Yuta Nonaka, Takuya Maruizumi, Yasuhiro Shiraki</i>	
<b>BOUNCE, A NEW APPROACH TO MEASURE SUB-NANOSECOND TIME INTERVALS.....</b>	<b>510</b>
<i>Ralf Joost, Ralf Salomon</i>	
<b>POWER EFFICIENT DSP DATAPATH CONFIGURATION METHODOLOGY FOR FPGA .....</b>	<b>514</b>
<i>S. McKeown, R. Woods, J. McAllister</i>	
<b>IEEE802.16-2004 OFDM FUNCTIONS IMPLEMENTATION ON FPGAS WITH DESIGN EXPLORATION.....</b>	<b>518</b>
<i>Ahmad Sghaier, Shawki Areibi and Robert Dony</i>	
<b>AN FPGA ARCHITECTURE FOR THE PAGERANK EIGENVECTOR PROBLEM.....</b>	<b>522</b>
<i>Seamas McGettrick, Dermot Geraghty, Ciaran McElroy</i>	
<b>RECONFIGURABLE CELL ARCHITECTURE FOR MULTI-STANDARD INTERLEAVING AND DEINTERLEAVING IN DIGITAL COMMUNICATION SYSTEMS.....</b>	<b>526</b>
<i>Alexander Danilin, Sergei Sawitzki, Erik Rijshouwer</i>	
<b>SEPARABLE IMPLEMENTATION OF THE SECOND ORDER VOLTERRA FILTER (SOVF) IN XILINX VIRTEX-E FPGA.....</b>	<b>530</b>
<i>Mamoun F. Al-Mistarihi</i>	
<b>A MULTI-PLATFORM CONTROLLER ALLOWING FOR MAXIMUM DYNAMIC PARTIAL RECONFIGURATION THROUGHPUT .....</b>	<b>534</b>
<i>C. Claus, B. Zhang, W. Stechele, L. Braun, M. Hubner, J. Becker</i>	

# Table of Contents

<b>COARSE-GRAIN DYNAMICALLY RECONFIGURABLE COPROCESSOR FOR IMAGE PROCESSING IN SOPC .....</b>	<b>538</b>
<i>Almudena Lindoso, Luis Entrena, Juan Izquierdo, Judith Liu-Jimenez</i>	
<b>EXPLORING COMPACT DESIGN ON HIGH THROUGHPUT COARSE GRAINED RECONFIGURABLE ARCHITECTURES.....</b>	<b>542</b>
<i>Kazuya Tanigawa, Tetsuya Zuyama, Takuro Uchida and Tetsuo Hironaka</i>	
<b>EVALUATING DYNAMIC PARTIAL RECONFIGURATION IN THE INTEGER PIPELINE OF A FPGA-BASED OPENSOURCE PROCESSOR.....</b>	<b>546</b>
<i>Izhar Zaidi, Atukem Nabina, CN Canagarajah, Jose Nunez-Yanez</i>	
<b>A NEW METHODOLOGY FOR DEBUGGING AND VALIDATION OF SOFT CORES.....</b>	<b>550</b>
<i>Christian Hochberger, Alexander Weiß</i>	
<b>CONVERGENCE ANALYSIS OF RUN-TIME DISTRIBUTED OPTIMIZATION ON ADAPTIVE SYSTEMS USING GAME THEORY .....</b>	<b>554</b>
<i>Diego Puschini, Fabien Clermidy, Pacal Benoit, Gilles Sassatelli, Lionel Torres</i>	
<b>MacroMap: A Technology Mapping Algorithm for Heterogeneous FPGAs with Effective Area Estimation .....</b>	<b>558</b>
<i>Xing Wei, Juanjuan Chen, Qiang Zhou, Yici Cai, Jinian Bian, Xianlong Hong</i>	
<b>PARALLEL HARDWARE OBJECTS FOR DYNAMICALLY PARTIAL RECONFIGURATION .....</b>	<b>562</b>
<i>Norbert Abel, Frederik Grull, Nick Meier, Andreas Beyer, Udo Kebschull</i>	
<b>FILE SYSTEM ACCESS FROM RECONFIGURABLE FPGA HARDWARE PROCESSES IN BORPH .....</b>	<b>566</b>
<i>Hayden Kwok-Hay So, Robert Brodersen</i>	
<b>SELF-RECO FIGURABLE EMBEDDED SYSTEMS O SPARTA -3 .....</b>	<b>570</b>
<i>Enrique Cantó, Francesc Fons, Mariano López</i>	
<b>AN ELEMENT-BY-ELEMENT PRECONDITIONED CONJUGATE GRADIENT SOLVER OF 3D TETRAHEDRAL FINITE ELEMENTS ON AN FPGA COPROCESSOR.....</b>	<b>574</b>
<i>Jing Hu, Steven F. Quigley, Andrew Chan</i>	
<b>CREATING UNIQUE IDENTIFIERS ON FIELD PROGRAMMABLE GATE ARRAYS USING NATURAL PROCESSING VARIATIONS .....</b>	<b>578</b>
<i>James W. Crouch, Hiren J. Patel, Yong C. Kim, Robert W. Bennington</i>	
<b>DESIGN OF A HIGH SPEED PSEUDO-RANDOM BIT SEQUENCE BASED TIME RESOLVED SINGLE PHOTON COUNTER ON FPGA .....</b>	<b>582</b>
<i>Haiting Tian, Shakith Fernando, Hock Wei Soon, Yajun Ha, Nanguang Chen</i>	
<b>A COMPARISON OF EMBEDDED RECONFIGURABLE VIDEO-PROCESSING ARCHITECTURES.....</b>	<b>586</b>
<i>C. Claus, W. Stechele, M. Kovatsch, J. Angermeier, J. Teich</i>	
<b>INTERFACE AND RECONFIGURATION CONTROLLER FOR A WIRELESS MAC-ORIENTED DYNAMICALLY RECONFIGURABLE HARDWARE CO-PROCESSOR.....</b>	<b>590</b>
<i>Syed Waqar Nabi, Cade C. Wells, Wim Vanderbauwhede</i>	
<b>CLUSTER ARCHITECTURE BASED ON LOW COST RECONFIGURABLE HARDWARE .....</b>	<b>594</b>
<i>Cesar Pedraza, Emilio Castillo, Javier Castillo, Cristobal Camarero, José L. Bosque, José I. Martínez, Rafael Menendez</i>	
<b>A HIGH PERFORMANCE MICROPROCESSOR WITH DSP EXTENSIONS OPTIMIZED FOR THE VIRTEX-4 FPGA.....</b>	<b>598</b>
<i>Andreas Ehliar, Per Karlstrom, Dake Liu</i>	
<b>COMPARING THROUGHPUT AND POWER CONSUMPTION IN BOTH SEQUENTIAL AND RECONFIGURABLE PROCESSORS.....</b>	<b>602</b>
<i>Kevin K. Liu, Charles B. Cameron, Antal A. Sarkady</i>	
<b>DATA PATH DRIVENWAVEFORM-LIKE RECONFIGURATION .....</b>	<b>606</b>
<i>Lars Braun , Katarina Paulsson , Herrmann Kromer, Michael Hubner, Jurgen Becker</i>	

# Table of Contents

<b>ACTIVE KERNEL MONITORING TO COMBAT SCHEDULER GAMING IN RECONFIGURABLE COMPUTING SYSTEMS .....</b>	<b>610</b>
<i>Wenyin Fu, Katherine Compton</i>	
<b>AN ARCHITECTURE AND TIMING-DRIVEN ROUTING ALGORITHM FOR AREA-EFFICIENT FPGAS WITH TIME-MULTIPLEXED INTERCONNECTS.....</b>	<b>614</b>
<i>Hanyu Liu, Xiaolei Chen and Yajun Ha</i>	
<b>A HARDWARE COMPILATION FLOW FOR INSTANCE-SPECIFIC VLIW CORES .....</b>	<b>618</b>
<i>Markus Koester, Wayne Luk, Geoffrey Brown</i>	
<b>A RECONFIGURABLE ACCELERATOR FOR QUANTUM COMPUTATIONS .....</b>	<b>622</b>
<i>Michail Zampetakis, Vasilis Samoladas, Apostolos Dollas</i>	
<b>HIGH-PERFORMANCE FPGA-BASED FLOATING-POINT ADDER WITH THREE INPUTS.....</b>	<b>626</b>
<i>Andre Guntoro and Manfred Glesner</i>	
<b>A RATE-BASED PREFILTERING APPROACH TO BLAST ACCELERATION.....</b>	<b>630</b>
<i>Panagiotis Afratis, Euripides Sotiriades, Grigorios Chrysos, Sotiria Fytraki, Dionisios Pnevmatikatos</i>	
<b>ENHANCING ADC RESOLUTION THROUGH FIELD PROGRAMMABLE ANALOG ARRAY DYNAMIC RECONFIGURATION .....</b>	<b>634</b>
<i>Diego P. Morales, Antonio García, Alberto J. Palma, Miguel A. Carvajal, Encarnación Castillo, Luis F. Capitán-Vallvey</i>	
<b>ARCHITECTURE AND IMPLEMENTATION OF A FRAME AGGREGATION UNIT FOR OPTICAL FRAME-BASED SWITCHING .....</b>	<b>638</b>
<i>George Kornaros, Wolfram Lautenschlaeger, Matthias Sund, Helen-Catherine Leligou</i>	
<b>A LOW OVERHEAD FAULT TOLERANT FPGA WITH NEW CONNECTION BOX .....</b>	<b>642</b>
<i>Fujie Wong and Yajun Ha</i>	
<b>An Optimization Method of DMA Transfer for a General Purpose Reconfigurable Machine .....</b>	<b>646</b>
<i>Sayaka Shida, Yuichiro Shibata, Kiyoshi Oguri, Duncan A. Buell</i>	
<b>RESOURCE ALLOCATION ALGORITHM AND OPENMP EXTENSIONS FOR PARALLEL EXECUTION ON A HETEROGENEOUS RECONFIGURABLE PLATFORM .....</b>	<b>650</b>
<i>Vlad-Mihai Sima, Elena Moscu Panainte, Koen Bertels</i>	
<b>COMPILER GENERATED SYSTOLIC ARRAYS FOR WAVEFRONT ALGORITHM ACCELERATION ON FPGAS.....</b>	<b>654</b>
<i>Betul Buyukkurt, Walid A. Najjar</i>	
<b>A DYNAMIC TEMPERATURE CONTROL SIMULATION SYSTEM FOR FPGAS.....</b>	<b>658</b>
<i>Shilpa Bhoj and Dinesh Bhatia</i>	
<b>PRACTICAL IMPLEMENTATION OF A NETWORK-BASED STOCHASTIC BIOCHEMICAL SIMULATION SYSTEM ON AN FPGA .....</b>	<b>662</b>
<i>Masato Yoshimi, Yuri Nishikawa, Yasunori Osana, Akira Funahashi, Noriko Hiroi, Yuichiro Shibata, Hideki Yamada, Hiroaki Kitano, Hideharu Amano</i>	
<b>COMPILED HARDWARE ACCELERATION OF MOLECULAR DYNAMICS CODE.....</b>	<b>666</b>
<i>Jason Villarreal and Walid A. Najjar</i>	
<b>AREA OPTIMIZATION OF BIT PARALLEL FINITE FIELD MULTIPLIERS WITH FAST CARRY LOGIC ON FPGAS.....</b>	<b>670</b>
<i>Gang Zhou, Li Li, Harald Michalik</i>	
<b>ENHANCING COPACOBANA FOR ADVANCED APPLICATIONS IN CRYPTOGRAPHY AND CRYPTANALYSIS .....</b>	<b>674</b>
<i>Tim Guneyusu, Christof Paar, Gerd Pfeiffer, Manfred Schimmler</i>	
<b>CONNECTED COMPONENTS ANALYSIS OF STREAMED IMAGES .....</b>	<b>678</b>
<i>Donald G. Bailey, Christopher T. Johnston, Ni Ma</i>	

# Table of Contents

<b>ON THE DESIGN PARAMETERS OF RUNTIME RECONFIGURABLE SYSTEMS.....</b>	<b>682</b>
<i>Thilo Pionteck, Carsten Albrecht, Roman Koch, Erik Maehle</i>	
<b>TEACHING FPGA SYSTEM DESIGN VIA A REMOTE LABORATORY FACILITY.....</b>	<b>686</b>
<i>Yamuna Rajasekhar, William V. Kritikos, Andrew G. Schmidt, and Ron Sass</i>	
<b>TOWARDS BENCHMARKING ENERGY EFFICIENCY OF RECONFIGURABLE ARCHITECTURES .....</b>	<b>690</b>
<i>Tobias Becker, Peter Jamieson, Wayne Luk, Peter Y. K. Cheung, Tero Rissa</i>	
<b>FPGA INTERCONNECT SIZING USING EXTENDED LOGICAL EFFORT MODEL.....</b>	<b>694</b>
<i>Haile Yu</i>	
<b>BIO-INSPIRATION HELPS COMPUTERS: A NEW MACHINE .....</b>	<b>696</b>
<i>N. Saint-Jean, G. Sassatelli, P. Benoit, L. Torres, M. Robert</i>	
<b>EXPLOITATION OF DYNAMIC AND PARTIAL HARDWARE RECONFIGURATION FOR ON-LINE POWER/PERFORMANCE OPTIMIZATION .....</b>	<b>698</b>
<i>Katarina Paulsson, Michael Hübner, Jürgen Becker</i>	
<b>THERMAL AWARE FPGA ARCHITECTURES AND CAD.....</b>	<b>700</b>
<i>Shilpa Bhoj</i>	
<b>COMBATING PROCESS VARIATION ON FPGAS WITH A PRECISE AT-SPEED DELAY MEASUREMENT METHOD .....</b>	<b>702</b>
<i>Justin S. J. Wong, Supervisors: Peter Y. K. Cheung and Pete Sedcole</i>	
<b>ADAPTIVE PRECISION TECHNIQUE FOR GENETIC ALGORITHMS.....</b>	<b>704</b>
<i>C.T. Chow</i>	
<b>RECONFIGURABLE MANY-CORES WITH LEAN INTERCONNECT .....</b>	<b>706</b>
<i>Heiner Giefers</i>	