MEPTEC

Technical Symposium on Packaging Developments and Innovations: From System Design to Integrated Delivery 2008

November 13, 2008
San Jose, California, USA

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-60560-682-8

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2008) by MEPTEC.
All rights reserved.

For permission requests, please contact MEPTEC
at the address below.

MEPTEC
P.O. Box 222
Medicine Park, Oklahoma 73557

TABLE OF CONTENTS

Keynote Speech

Aligning Packaging Development with the Market 1
G. Daves

Session One

Introduction: Advanced Packages and Processes 12
J. Walker

Die Attach Process Materials Selections for LDF Packages 13
C. Borkowski

Advances of Through Silicon Via Technology for 3D Vertical Integration 21
R. Beica

Dippable Solder Paste Applications for PoP Assembly 38
R. Lathrop

Session Two

Introduction: Packaging to Board Assembly Trends 52
G. Flower

Challenging Applications Driving Package Innovations – Case Study of Solutions in Emerging Technologies 53
L. Smith

Flip Chip Packaging: New Trends & Opportunities 74
R. Pendse

High Speed Placement of Wafer Level Devices Using SMT Equipment 85
G. Pascariu

Session Three

Introduction: Microelectronics Substrate Fabrication and Assembly Innovations 100
D. Baird

Substrate Requirements and Options for 4th Generation Flip Chip Packages 101
B. Appelt

Embedded Electrostatic Discharge (ESD) Solutions 115
L. Kosowsky

Advanced Packaging Developments and the Impact on IC Package Substrates 131
J. Vardaman

Session Four

Introduction: Design Tools and Co-Design Solutions 141
M. Olsson

Design Trends 2008: Semiconductor Design – A World in Turmoil 142
G. Smith

Chip-Package-Board Co-Design Solutions for 3D Integration 150
P. Viklund

Chip/Package Co-Simulation for Cost Reduction & Risk Mitigation 159
A-Y. Kuo

Author Index