

MEPTEC

Technical Symposium on  
Packaging Developments and  
Innovations: From System Design  
to Integrated Delivery  
2008

November 13, 2008  
San Jose, California, USA

**Printed from e-media with permission by:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571  
[www.proceedings.com](http://www.proceedings.com)

ISBN: 978-1-60560-682-8

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2008) by MEPTEC.  
All rights reserved.

For permission requests, please contact MEPTEC  
at the address below.

MEPTEC  
P.O. Box 222  
Medicine Park, Oklahoma 73557

# TABLE OF CONTENTS

## **Keynote Speech**

<b>Aligning Packaging Development with the Market</b> .....	1
<i>G. Daves</i>	

## **Session One**

<b>Introduction: Advanced Packages and Processes</b> .....	12
<i>J. Walker</i>	
<b>Die Attach Process Materials Selections for LDF Packages</b> .....	13
<i>C. Borkowski</i>	
<b>Advances of Through Silicon Via Technology for 3D Vertical Integration</b> .....	21
<i>R. Beica</i>	
<b>Dippable Solder Paste Applications for PoP Assembly</b> .....	38
<i>R. Lathrop</i>	

## **Session Two**

<b>Introduction: Packaging to Board Assembly Trends</b> .....	52
<i>G. Flower</i>	
<b>Challenging Applications Driving Package Innovations – Case Study of Solutions in Emerging Technologies</b> .....	53
<i>L. Smith</i>	
<b>Flip Chip Packaging: New Trends &amp; Opportunities</b> .....	74
<i>R. Pendse</i>	
<b>High Speed Placement of Wafer Level Devices Using SMT Equipment</b> .....	85
<i>G. Pascariu</i>	

## **Session Three**

<b>Introduction: Microelectronics Substrate Fabrication and Assembly Innovations</b> .....	100
<i>D. Baird</i>	
<b>Substrate Requirements and Options for 4th Generation Flip Chip Packages</b> .....	101
<i>B. Appelt</i>	
<b>Embedded Electrostatic Discharge (ESD) Solutions</b> .....	115
<i>L. Kosowsky</i>	
<b>Advanced Packaging Developments and the Impact on IC Package Substrates</b> .....	131
<i>J. Vardaman</i>	

## **Session Four**

<b>Introduction: Design Tools and Co-Design Solutions</b> .....	141
<i>M. Olsson</i>	

**Design Trends 2008: Semiconductor Design – A World in Turmoil** ..... 142  
*G. Smith*

**Chip-Package-Board Co-Design Solutions for 3D Integration** ..... 150  
*P. Viklund*

**Chip/Package Co-Simulation for Cost Reduction & Risk Mitigation** ..... 159  
*A-Y. Kuo*

**Author Index**