

2008 10th Electronics Packaging Technology Conference

(EPTC 2008)

**Singapore, Singapore
9 – 12 December 2008**

Pages 1-498



IEEE Catalog Number: CFP08453-PRT
ISBN: 978-1-4244-2117-6

TABLE OF CONTENTS

Trends of Power Electronic Packaging and Modeling	1
<i>Yong Liu, Scott Irving, Timwah Luk, Dan Kinzer</i>	
Glass as a Substrate for High Density Electrical Interconnect	12
<i>Xiaoyun Cui, Deepa Bhatt, Fuad Khoshnaw, David A. Hutt, Paul P. Conway</i>	
A Numerical Study on Heat Flow and Load Distribution During Chip to Wafer or Wafer to Wafer Bonding in Vacuum	18
<i>Krzysztof Malecki, Lukasz Pikur, Tomasz Falat, Gernot Bock, Gerhard Hillmann, Alfred Sigl, Norman Marengo, Kazimierz Friedel</i>	
Incorporation of π-conjugated Molecular Wires Into Anisotropic Conductive Adhesive for High-performance Interconnection Applications	24
<i>Rongwei Zhang, Kyoung Sik Moon, Wei Lin, Hongjin Jiang, C. P. Wong</i>	
Solving Technical and Economical Barriers to the Adoption of Through-Si-Via 3D Integration Technologies	29
<i>Eric Beyne</i>	
Through Silicon Vias Technology for CMOS Image Sensors Packaging: Presentation of Technology and Electrical Results	35
<i>D. Henry, J. Charbonnier, P. Chausse, F. Jacquet, B. Aventurier, C. Brunet-Manquat, V. Lapras, R. Anciant, N. Sillon, B. Dunne, N. Hotellier, J. Michailos</i>	
Facilitating Ultrathin Wafer Handling for TSV Processing	45
<i>A. Jouve, S. Fowler, M. Privett, R. Puligadda, D. Henry, A. Astier, J. Brun, M. Zussy, N. Sillon, J. Burggraf, S.Pargfrieder</i>	
Low Cost Lithography Solution for Advanced Packaging and Application to Through Silicon Via Process	51
<i>F. Jacquet, D. Henry, J. Charbonnier, N. Bouzaida, N. Sillon, C. Tsai, C. Balut, J. S. Raine</i>	
Statistical and Evolutionary Techniques for Efficient Electrical Design Space Exploration	58
<i>Bhyrav Mutnury, Navraj Singh, Nam Pham, Moises Cases</i>	
Signal Integrity Analysis of High-Speed Single-Ended and Differential Vias	65
<i>Zuowei Shen, Jian Tong</i>	
Signal Power Integrity and Design Consideration in Package Modeling	71
<i>Jin Zhao, Edward K. Chan</i>	
Crosstalk and Switching Noise Mechanism Study in High Density Wire-bond FPGA Device	78
<i>Siow Chek Tan, Yee Huan Yew, Hong Shi</i>	
Recent Development of Nano-solder Paste for Electronics Interconnect Applications	84
<i>Johan Liu, Cristina Andersson, Yulai Gao, Qijie Zhai</i>	
Matte Tin (Sn) Plating of Semiconductor Devices – Update of Whisker Growth Study	94
<i>Anocha Sriyarunya, Jiraporn Tondtan, Hasmani Tukiman</i>	
Cupric Chloride-Hydrochloric Acid Microetch Roughening Process and its Applications	103
<i>Kesheng Feng, Nilesh Kapadia, Brian Jobson, Steve Castaldi</i>	
Process Challenges for Realization of High Quality Roller Embossing for Patterning Large Area Green Ceramic Substrates	109
<i>Y. C. Soh, Xuechuan Shan, C. W. Lu</i>	

Chemical Transfer of in-situ Functionalized Aligned Carbon Nanotube Structures for Microelectronic Packaging Applications	115
<i>Wei Lin, Rongwei Zhang, Kyoung-Sik Moon, C. P. Wong</i>	
Meeting Green Computing Challenges	121
<i>David Wang</i>	
Design of Mold Materials with Excellent Releasability for IC Encapsulation using Epoxy Compounds	127
<i>Satoshi Kitaoka, Naoki Kawashima, Masato Yoshiya, Keiji Maeda, Takaki Kuno, Yoshinori Noguchi</i>	
First-principles Investigation of the Structural and Electronic Properties of Cu Based Intermetallics	132
<i>Abhijit Chatterjee</i>	
Constructal Theory and Design of Vascular Structures	137
<i>K.-M. Wang, J. Lee1, S. Lorente, A. Bejan</i>	
Signal Delay Based Temperature Determination for Production Testing of Advanced Packages	144
<i>Jayasanker Jayabalan, Shakil Ahmad</i>	
Characteristics of Thermal Resistance for High Power LEDs	149
<i>Sheng-Liang Kuo, Chun-Kai Liu, Ming-Ji Dai, Chih-Kuang Yu, Heng-Chieh Chien, Chung-Yen Hsu</i>	
Package Characterization: Simulations or Measurements?	155
<i>András Poppe, Andras Vass-Varnai, Gábor Farkas, Marta Rencz</i>	
Development of Novel Dicing Process by Anisotropic Wet Etching with Convex Corner Compensation	161
<i>Jimmy K. S. Lam, S. W. Ricky Lee</i>	
Stepped Die Packaging	167
<i>CHUA Swee Kwang, NEO Yong Loo</i>	
Plastic Packaging Using Low Frequency Induction Heating (LFIH) For Microsystems	172
<i>Benedikt J. Knauf, D. Patrick Webb, Changqing Liu, Paul P. Conway</i>	
Laser Assisted Solder Bump Mold Fabrication	181
<i>Yong-Jin Lim, Seoung-Ho Jung, Sang-il Park, Jung-Su Choi, Eun-Youl Choi, Chung-Tae Kim</i>	
Contactless Component Handling on PCB Using EWOD Principles	186
<i>T. Braun, K.-F. Becker, M. Koch, E. Jung, J. Lienemann, J. G. Korvink, R. Kahle, J. Bauer, R. Aschenbrenner, H. Reichl</i>	
Pareto-Optimal Die Orientations for 3-D Stacking of Identical Dies	193
<i>Anand Deshpande, Venkat Natarajan, Jai Methani</i>	
Design and Analysis of an I-shaped TSV Structure for 3D SiP	200
<i>Liwei Zhao, Hongguang Liao, Min Miao, Yufeng Jin</i>	
Managing Losses in Through Silicon Vias with Different Return Current Path Configurations	206
<i>Brian Curran, Ivan Ndip, Stephan Guttovski, Herbert Reichl</i>	
Advanced Metallization for 3D Integration	212
<i>Rozalia Beica, Paul Sibley, Charles Sharbono, Marvin Bernt</i>	
New Front To Back-side 3D Interconnects Based High Aspect Ratio Through Silicon Vias	219
<i>M.Saadaoui, W. Wien, H.V. Zeijl, H. Schellevis, M. Laros, P.M. Sarro</i>	
Fabrication of Die Embedded Substrate and Mechanical Stress Evaluation at Active Area of the Embedded Die	224
<i>Doohwan LEE, Seunggu KIM, Moonil KIM, Onecheol BAE, Kwankyu KIM, Hoshik KANG</i>	

Mesh Interconnects for Silicone Embedded Stretchable Silicon Electronics	230
<i>S. Sosin, T. Zoumpoulidis, M. Bartek, L. Wang, K.M.B. Jansen, L.J. Ernst</i>	
Stress Analysis of Embedded Active Devices in Substrate Cavity for System-On-Package (SOP)	236
<i>Chee Houe Khong, Xiaowu Zhang, V. Kripesh, John H. Lau, Dim-Lee Kwong, Venky Sundaram, Rao R. Tummula, Georg Meyer-Berg</i>	
A New Embedded Packaging Technology for High Power LEDs	242
<i>Marc de Samber, Ton v.d. Ackerveken, Marieke Burghoorn, Nienke Bruinsma, Eric van Grunsven</i>	
Embedded Leadless Chip Carrier	249
<i>L. A. Lim, Ramkumar M.</i>	
A 2D Time Domain Method for Electrical Analysis of Electronic Packages	254
<i>En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo, Er-Ping Li</i>	
Area Optimized Thin Film Coupled Inductor Band Pass Filters with Integrated Baluns	260
<i>Kristof Vaesen, Geert Carchon, Walter De Raedt, Eric Beyne</i>	
Parametric Analysis of Embedded EBG Structures for Noise Suppression Applications	265
<i>Y.T. Ng, L.L. Wai, W. Fan, P.W. Gian, H. Lu, A.C.W. Lu</i>	
A Miniaturized Wideband Wilkinson Power Divider	271
<i>Zhang Yaqiong, Tang Xinyi, Fan Yijing, Ooi Ban Leong, Leong Mook Seng, Koen Mouthaan</i>	
Improved Microwave Modeling of CMOS Spiral Inductors with Metal Dummy Fills	275
<i>Lan Nan, Koen Mouthaan, Yong-Zhong Xiong, Jinglin Shi, Subhash Chander Rustagi, Ban-Leong Ooi</i>	
Effect of Dispersed SiC Nano-particles in Eutectic Sn58Bi Solder Micro- Bumps of Wafer Level Package by Electroplating	279
<i>Yue-Seon Shin, Se-hyung Lee, Chang-Woo Lee, Seung-Boo Jung, Jeong-Han Kim</i>	
Characterization of Inkjet Printed MWCNT in Colloidal and Conductive Polymer Solution	285
<i>B.K. Lok, Y.N Liang, Y.M. Ng, X. Hu</i>	
Wafer Backside CoatingTM of Electrically Conductive Die Attach Adhesives for Packaging of Discrete Semiconductor Devices	291
<i>Tony Winster, Hans van Rijckevorsel, Ben Lui, Qizhuo Zhuo</i>	
Adhesion of Thermoplastics to Materials used in Electronics (Tin)	296
<i>Hrushikesh Abhyankar, D. Patrick Webb, David A. Hutt, G. West</i>	
Determination of Mechanical Properties of Electronic Materials as Gold, Nickel and Tin using Nanoindentation	304
<i>Villain Juergen, Mueller Wolfgang, Weippert Christina, Corradi Ulrike, Saeed Usman</i>	
Moisture Sensitivity of Non-Hermetic Optoelectronic Surface Mount Devices	310
<i>Earl Vincent B. Lagsa</i>	
Mechanical Performance of Polymer Cored BGA Interconnects	316
<i>Francisco Guillén Marín, David Whalley, Helge Kristiansen, Zhiliang Zhang</i>	
Reliability of Flexible Display by Simulation and Strain Gauge Test	322
<i>Quayle Chen, Leon Xu, Antti Salo</i>	
40µm Die Strength Characterization	328
<i>Lem Tien Heng, Cheong Choke Fei, Senivasan Subaramaniyam</i>	
Advanced Opportunity Cost Analysis of 3D Packaging Technologies	338
<i>Charles E. Bauer, Herbert J. Neuhaus</i>	

Low Cost Printed Flexible Multilayer Substrates	344
<i>Tuomo Jaakola, Markku Lahti, Jarno Petäjä, Kari Kautio, Kari Rönkä, Jaakko Lenkkeri</i>	
Thermal and Hydraulic Design and Characterization of a Liquid-Cooled 3D Silicon Module	350
<i>S.P.Tan, K.C.Toh, Navas Khan, Tang Gong Yue, Pinjala Damaruganath, Kripesh Vaidyanathan, John H. Lau</i>	
Stacked Thermoelectric Generator Module Integrated with Partial Electric Conducted Interposer Structure	355
<i>Chung-Yen Hsu, Chun-Kai Liu, Heng-Chieh Chien, Sheng-Liang Kuo, Chih-Kuang Yu</i>	
Process Technology of High-Aspect-Ratio Silicon Beams for Stretchable Silicon Electronics	361
<i>T. Zoumpoulidis, J. Tian, S. Sosin, M. Bartek, L. Wang, K.M.B. Jansen, L.J. Ernst, P. de Graaf, R. Dekker</i>	
Process Development and Reliability of Microbumps	367
<i>Sharon Lim Pei-Siang, Vempati Srinivasa Rao, Hnin Wai Yin, Wai Leong Ching, V Kripesh, Charles Lee, John Lau, Juan Milla, Andy Fenner</i>	
3D Integration—Present and Future	373
<i>Tom Jiang, Shijian Luo</i>	
Development of a 65nm Cu/low-k Stack Die FBGA Package for SiP Application	379
<i>Xiaowu Zhang, C. S. Premachandran, Ser-Choong Chong, Leong Ching Wai, Vincent Lee, TC Chai, V. Kripesh, John H. Lau, V. K. Sekhar, Sandy Wang, D. Pinjala, Charles Lee, Siao Lin Yeow</i>	
Development of Fine Pitch Solder Microbumps for 3D Chip Stacking	387
<i>Aibin Yu, Aditya Kumar, Soon Wee Ho, Hnin Wai Yin, John H. Lau, Khong Chee Houe, Sharon Lim Pei Siang, Xiaowu Zhang, Da-Quan Yu, Nandar Su, Michelle Chew Bi-Rong, Jong Ming Ching, Tan Teck Chun, Vaidyanathan Kripesh, Charles Lee, Jun Pin Huang, James Chiang, Scott Chen, Chi-Hsin Chiu, Chang-Yueh Chan, Chin-Huang Chang, Chih-Ming Huang, Cheng-Hsu Hsiao</i>	
Low-Temperature 3D Chip-Stacking Using Compliant Bump	393
<i>Naoya Watanabe, Takamichi Mori, Tanemasa Asano</i>	
Low Temperature Copper-Copper Thermocompression Bonding	399
<i>X. F. Ang, A. T. Lin, J. Wei, Z. Chen, C. C. Wong</i>	
Temporary Bonding of Wafer to Carrier for 3D-Wafer Level Packaging	405
<i>Mark Huang Shuangwu, David Li Wai Pang, Suthiwongsunthorn Nathapong, Pandi Marimuthu</i>	
Challenges for Multi-Scale Modeling of Multiple Failure Modes in Microelectronics Packaging	412
<i>J. Auersperg, R. Dudek, D. Vogel, B. Michel</i>	
Characteristic of Heat Affected Zone for Ultra Thin Gold Wire/Copper Wire and Advanced Finite Element Wirebonding Model	419
<i>Wei-Yao Chang, Hsiang-Chen Hsu, Shen-Li Fu, Chang-Lin Yeh, Yi-Shao Lai</i>	
Calibration of Equivalent Finite Element Model for Packaged Printed Circuit Board by Experimental Modal Analysis	424
<i>Ying-Chih Lee, Bor-Tsuen Wang, Yi-Shao Lai, Chang-Lin Yeh, Rong-Sheng Chen</i>	
Design and Optimization of Bump Structures of Large Die Fine Pitch Copper/Low-k FCBGA and Copper Post Interconnections	429
<i>Kalyan Biswas, Shiguo Liu, Xiaowu Zhang, TC Chai</i>	
Finite Element Analysis of Alternating Phase-Shift Masks Subjected to Dynamic Pressure Loading Due to Megasonic Cleaning	435
<i>X. Yin, K. Komvopoulos</i>	

Some Case Studies on Air Venting Analysis of Semiconductor Packages using Moldflow™	444
<i>Taek-Keun Lee, Sejin Han, Young-Sun Ko, Ji-Hwan Kim</i>	
Wafer Level ACA Packages and their Applications to Advanced Electronic Packaging	450
<i>Kyung-Wook Paik, Ho-Young Son, Il Kim, Chang-Kyu Chung</i>	
Low K CMOS65 Ball Grid Array 40µm Pitch Wire Bonding Process Development	457
<i>Ming-chuan Han, Bei-yue Yan, Hai-yuan Zhang, J.Z. Yao, Jun Li</i>	
A Study of Lead-Free BGA Backward Compatibility Through Solderability Testing at Component Level	463
<i>Eu Poh Leng, Wong Tzu Ling, Nowshad Amin, Ibrahim Ahmad,</i>	
Ultrasonic Bonding of Die Attach Film (DAF)-Laminated Thin Silicon Dies on Glass Substrates at Room Temperature	470
<i>Sui Yin Wong, Ho Chi Wong, Siu Wing Or</i>	
Epoxy Die Attach Challenges in Miniature and Compact DFN / QFN Packages	475
<i>Chin Lap Sin, Tan Chee Eng, Mohd Syahril Amiruddin, Tan Seng Lee</i>	
Non-metallic Bonding Tool Technique; A Key Input Control for Contamination in Ultrasonic Wirebonding Process	481
<i>Romel L. Villanueva, Ian Ceazar B. Barias, Mark Anthony S. Rosel, Gilbert R. Nuneza</i>	
Effect of Ni Layer Thickness on Intermetallic Formation and Mechanical Strength of Sn-Ag-Cu Solder Joint	487
<i>Kelvin Pun, Poh Leng Eu, M.N. Islam, C Q Cui</i>	
Effect of Stand-Off Height on Microstructure and Tensile Strength of Cu/Sn9Zn/Cu Solder Joint	494
<i>Fengshun Wu, Bo Wanga, Bin Dua, Bing Anb, Yiping Wua</i>	
Microstructural Transformation on SnAgCu/Cu Interface Induced by Thermal-shearing Cycling	499
<i>Lihua Qi, Jihua Huang, Xingke Zhao, Hua Zhang</i>	
In-Situ Optical Creep Observation and Constitutive Modelling of Joint-Scale SAC Solder Shear Samples	506
<i>Dominik Herkommer, Michael Reid, Jeff Punch</i>	
Mechanical Reliability Evaluation of Sn-37Pb/Cu and Sn-37Pb/ENIG Solder Joints by using High Speed Lap-shear Test	516
<i>Seong-jae Jeon, Seungmin Hyun, Hak-Joo Lee, Jong-woong Kim, Seung-Boo Jung, Hoo-Jeong Lee</i>	
Creep Properties of Sn3wt%Ag0.5wt%Cu0.019wt%Ce (SACC) Lead-Free Solder	521
<i>Kok Ee Tan, Xu Luhua, John H.L.Pang</i>	
Thermal Management Technologies for Electronic Packaging: Current Capabilities and Future Challenges for Modelling Tools	527
<i>C. Bailey</i>	
Analysis of Thermal Performance of High Power Light Emitting Diodes Package	533
<i>Wei-Hao Chi, Tsung-Lin Chou, Cheng-Nan Han, Kuo-Ning Chiang</i>	
Role of Melt Convection on the Thermal Performance of Heat Sinks with Phase Change Material	539
<i>S. K. Saha, P. Dutta</i>	
Optimization of the Thermal Performance of Microchannel Heat Sinks using Thermally Developing Nusselt Number Correlation	545
<i>P. S. Lee, S. K. Chou, Y. J. Lee</i>	

Fluidic Interconnects in Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules	552
<i>Tang Gong Yue, Tan Siow Pin, Navas Khan, D. Pinjala, John H. Lau, Yu Ai Bin, Kripesh Vaidyanathan, Toh Kok Chuan</i>	
Thermal Investigation for Multiple Chips 3D Packages	559
<i>M. W. Chen, Eason Chen, Jeng-Yuan Lai, Yu-Po Wang</i>	
An Investigation Concerning the Diffusion of Elements in Sn-Ag3.8-Cu0.7 and Sn-Pb36-Ag2 on Electrolytic Ni-Au Pads during Pre-Pack Thermal Aging	565
<i>R.Vemal, M.Hamdi</i>	
Is it Really Impossible? - Combining Superior Anti-Oxidation and Superior Print	571
<i>Ning-Cheng Lee</i>	
Determination of Mechanical Material Properties of Joining Materials, in Particular Microelectronic Solders	575
<i>W.H. Müller, H.Worrack, J. Sterthaus, J. Wilden, J. Villain</i>	
The Effect of Ag, Ni and Ge Elements in Lead-free Sn Base Solder Alloy	582
<i>Mitsuo Yamashita, Noboru Hidaka, Ikuo Shohji</i>	
A Study of SnAgNiCo vs Sn3.8Ag0.7Cu C5 Lead Free Solder Alloy on Mechanical Strength of BGA Solder Joint	588
<i>Eu Poh Leng, Min Ding, Wong Tzu Ling, Nowshad Amin, Ibrahim Ahmad, Mok Yong Lee, A.S.M.A. Haseeb</i>	
Fluxless Flip-chip Bonding Process using Hydrogen Radical	595
<i>Taizo HAGIHARA, Tatsuya TAKEUCHI, Yasuhide OHNO</i>	
Characterization of Flip Chip Bump Failure Mode by using High Frequency 230MHz MP and CP4 Transducer	601
<i>Hoh Huey Jiun, Zhang Hai Shu, Xue Ming</i>	
Electrical Characterization of Fine-pitch Compliant Bumps	608
<i>C. K. Lin, Chih Chen, Shyh-Ming Chang, Chao-Chyun An, Hsiao Ting Lee, Kuo-Shu Kao, Jimmy Tsang, Sheng-Shu Yang</i>	
Design, Assembly and Reliability of Large Die (21 x 21mm²) and Fine-pitch (150µm) Cu/Low-K Flip Chip Package	613
<i>Y. Y. Ong, K. Vaidyanathan, S. W. Ho, V. N. Sekhar, M. C. Jong, L. C. Wai, V. S. Rao, V. L. W. Sheng, J. Ong, X. Ong, X. Zhang, Y. U. Seung, J. Lau, Y. K. Lim, D. Yeo, K. C. Chan, Z. Yanfeng, J. B. Tan, D. K. Sohn</i>	
A New Process for Flip-Chip Interconnections with Variable Stand-Offs	620
<i>O. S. Kessling, F. Schüßler, K. Feldmann, T. C. Lueth</i>	
On the Equivalence of First- and Second-Level Reliability Test Conditions for Packages in Enhanced Temperature Regimes	626
<i>Gerhard Schütz, Christian Birzer, Marc Dittes</i>	
Reliability Evaluation for Flip-Chip Electronic Packages under High Temperature and Moisture Condition using Moire	633
<i>Jin-Hyoungh Park, Kyung-Woon Jang, Kyung-Wook Paik, Soon-Bok Lee</i>	
Measurement of Temperature Distribution in SnAg3.5 Flip-Chip Solder Joints during Current Stressing using Infrared Microscopy	639
<i>Hsiang-Yao Hsiao, Chih Chen</i>	
Inspection of Miniaturised Interconnections in IC Packages with Nanofocus[®] Ray Tubes and NanoCT	644
<i>H. Roth, Z. He, T. Paul</i>	
Calibrate MOSFET Micro-Stress Sensors for Electronic Packaging	650
<i>Hsien Chung, Chun-Pai Tang, Yung-Ching Chao, Kun-Fu Tseng, Ben-Je Lwo</i>	

A Method of Fabricating Bump-Less Interconnects Applicable to Wafer-Scale Flip-Chip Bonding	657
<i>Yasuhiro Yamaji, Tokihiko Yokoshima, Noboru Igawa, Katsuya Kikuchi, Hiroshi Nakagawa, Masahiro Aoyagi</i>	
Camera Module Design, Assembly and Test Challenges	663
<i>Jing-en Luan, Xavier Baraton, Wingshenq Wong, Kim-yong Goh, Daniel Yap</i>	
Effect of Type of Reinforcement at Nanolength Scale on the Tensile Properties of Sn-0.7Cu Solder Alloy	669
<i>X. L. Zhong, M. Gupta</i>	
Effects of Molding Compound Cure on Warpage of Electronic Packages	675
<i>J. de Vreugd, K.M.B. Jansen, L.J. Ernst, C. Bohm, A. Kessler, H. Preu</i>	
Solder Stencil Printing on Deep Cavity	683
<i>Elsie A. Cabahug, Marlon D. Bartolo</i>	
A New Creep Model for SnAgCu Lead-Free Composite Solders: Incorporating Back Stress	689
<i>Y.D. Han, H.Y. Jing, S.M.L. Nai, C.M. Tan, J. Wei, L.Y. Xu, S.R. Zhang</i>	
Finite Element Based Solder Joint Fatigue Life Predictions for MLPQ Packages	696
<i>YS Ng, SK Chin, Rosazlan</i>	
Effect of Voids on the Thermal Fatigue Reliability of PBGA Solder Joints through Submodel Technology	704
<i>ZHOU Bin, QIU Baojun</i>	
Finite Element Analysis of Thermal Cycling Reliability of an Extra Large Thermally Enhanced Flip Chip BGA Package with Rotated Die	709
<i>Y.Y. Ma, J.E. Luan, K.Y. Goh, J.W. Whiddon, F.X. Che, G.J. Hu, X. Baraton</i>	
Studies on the Thermal Cycling Reliability of Fine Pitch Cu/SnAg Double-Bump Flip Chip Assemblies on Organic Substrates: Experimental Results and Numerical Analysis	716
<i>Ho-Young Son, Kyung-Wook Paik, Ilho Kim, Jin-Hyoung Park, Soon-Bok Lee, Gi-Jo Jung, Byung-Jin Park, Kwang-Yoo Byun</i>	
Acoustic Limitations in Notebook Thermal Design	725
<i>Eric Baugh</i>	
Thermal Characterization of Package-on-Package (PoP) Configuration through Modeling	731
<i>Cheng Yang</i>	
Ionic Winds for Enhanced Cooling in Portable Platforms	737
<i>David B. Go, Raul A. Maturana, Rajiv K. Mongia, Suresh V. Garimella, Timothy S. Fisher</i>	
Experimental Study on the Use of PCM-based Heat Sink for Cooling of Mobile Devices	743
<i>H.E. Wong, F.L. Tan, S.C. Fok</i>	
Micro Channel Vapor Chamber for High Heat Spreading	749
<i>Yasuhiro HORIUCHI, Masataka Mochizuki, Koichi Mashiko, Yuji Saito, Fumitoshi Kiyooka, Gerald Cabusao, Thang Nguyen</i>	
Measurement of Leak Rate for MEMS Vacuum Packaging	755
<i>Zhiyin Gan, Dexiu Huang, Xuefang Wang, Dong Lin, Sheng Liu</i>	
Control of Droplet Formation in Inkjet Printing using Ohnesorge Number Category: Materials and Processes	761
<i>Jiayan Tai, Hiong Yap Gan, Yen Nan Liang, Boon Keng Lok</i>	
Wafer Level Hermetic Bonding using Sn/In and Cu/Ti/Au Metallization	767
<i>Daquan Yu, Liling Yan, Chengkuo Lee, Won Kyoung Choi, Meei Ling Thew, Chin Keng Foo, John H Lau</i>	

Vacuum Encapsulation of Resonant MEMS Sensors by Direct Chip-to-Wafer Stacking on ASIC	773
<i>N. Marengo, W. Reinert, S. Warnat, P. Lange, S. Gruenzig, G. Hillmann, H. Kostner, G. Bock, S. Guadagnuolo, A. Conte</i>	
The Materials Science of Ballbonding: A Brief Overview	778
<i>C. D. Breach, F. W. Wulff</i>	
TEM Microstructural Analysis of As-bonded Copper Ball Bonds on Aluminium Metallisation	789
<i>Hui Xu, Changqing Liu, Vadim V. Silberschmidt, Zhong Chen</i>	
2N Wire for Ultra Fine Pitch Wire Bonding: Challenges & Solutions	795
<i>June Sub Hwanga, Balasubramanian Senthil Kumarb, Jeong Tak Moona, Chul Uhma, Yu Na Kima, Mohandass Sivakumarb, James Song Keng Yew</i>	
Bond Reliability Improvement at High Temperature by Pd Addition on Au Bonding Wires	800
<i>Manoubi Auguste BAH, Pascal LECUYER, Annabelle GENTIL, H��l��ne FREMONT, Jean-Pierre LANDESMAN, Fr��d��ric CHRISTIEN</i>	
Interface Characterization and Failure Modeling for Semiconductor Packages	808
<i>L. J. Ernst, A. Xiao, B. Wunderle, K M. B. Jansen, H. Pape</i>	
Development of Evaluation Approach for Delamination Considering Micro-Scale Interfacial Layer Structure between Resin and Silicon	816
<i>Tsubasa MATSUMOTO, Qiang YU, Tadahiro SHIBUTANI, Tomio MATSUZAKI</i>	
Damage Mechanics Model for Interface Fracture Process in Solder Interconnects	821
<i>Fethma M Nor, Loh Wei Keat, Nazri Kamsah, Mohd Nasir Tamin</i>	
Controlling Interfacial Interpenetration of Polymer Waveguide Deposited on Plasma Treated Flexible Substrate	828
<i>Tze Yang Hin, Changqing Liu, Paul P. Conway</i>	
Design and Reliability in Wafer Level Packaging	834
<i>Xuejun Fan, Qiang Han</i>	
Reliability of Various Types of Wafer Level Package (WLP) for Mobile Application	842
<i>Gi-Jo Jung, Yun-Mook Park, In-Soo Kang, Byoung-Yool Jeon, Sung-Dong Kim, Hyo-Sok Ahn, Young-Jung Huh, Kyoung-Chul Jo, Gil Heo, Hee-Jun Park, Se-Ryoung Kim</i>	
Design and Development of Fine Pitch Copper/Low-K Wafer Level Package	850
<i>Vempati Srinivasa Rao, Xiaowu Zhang, Ho Soon Wee, Hnin Wai Yin, C S Premachandran, V Kripesh, Seung Wook Yoon, John H. Lau</i>	
Thermal-Electrical Co-simulation for Wafer-level Chip Scale Package Maximum Bearing Current	860
<i>Rui-Yu, Shu-Qiang Zhang, Chang-Lin Yeh, Chi-Sheng Chung, Chih-Pin Hung</i>	
Future Lead-Free Solder Alloys and Fluxes - Meeting Challenges of Miniaturization	864
<i>Ning-Cheng Lee</i>	
Nano Packaging – A Challenge for Non-destructive Testing	873
<i>Klaus-J��rgen Wolter, Martin Oppermann, Thomas Zerna</i>	
Patterned Metallic Nanowire Arrays based Flip Chip Interconnects	879
<i>Gaurav Sharma, Kripesh Vaidyanathan, John H Lau</i>	
Fast-Cure Lid Adhesive Development for Microprocessors	885
<i>Kee-Hean Keok, Sean Too, Jacquana Diep</i>	
Evaluation of Reliability of Metal Films/Multilayers	890
<i>G. P. Zhang, X. F. Zhu, Y. P. Li</i>	

Joint Reliability of Double-Side Packaged SiC Power Devices to a DBC Substrate with High Temperature Solders	897
<i>Fengqun Lang, Yusuke Hayashi, Hiroshi Nakagawa, Masahiro Aoyagi, Hiromichi Ohashi</i>	
Joint Scale Dependence of Aging Kinetics in Sn-Ag-Cu Solders	903
<i>P. Kumar, O. Cornejo, I. Dutta, G. Subbarayan, V Gupta</i>	
Study of Thermo-Mechanical Stress Distribution for CBGA Package	910
<i>Guoqin Jiao, Jinghua Yin, Qing Hua, Bing Du, Xiaowei Liu, Tailong Gui</i>	
Hierarchically Etched Silicon Lotus Effect Surface Structures for Reduced Light Reflection	916
<i>Yonghao Xiu, Dennis W. Hess, C. P. Wong</i>	
Humidity Effect on the Degradation of Packaged Ultra-bright White LEDs	923
<i>C. M. Tan, B. K. Eric Chen, Y. Y. Foo, R. Y. Chan, G. Xu, Y. J. Liu</i>	
A Multi-physics Multi-scale Modeling Platform for Research and Development in Solid State Lighting	929
<i>Sheng Liu, Kai Wang, Zhiyin Gan, Zongyuan Liu, Zhaohui Chen, Han Yan, Xiaobing Luo, Wei Wei, Pei Wang</i>	
Thermal, Mechanical and Optical Analysis of SiC-based LED	939
<i>GUAN Rong-feng, TIAN Da-lei, WANG Xing, ZHAO Wen-qing</i>	
Optical Alignment of Dual-Axis MEMS Based Scanning Optical Probe for Optical Coherence Tomography (OCT) Application	945
<i>Ahmad Khairyanto, Premachandran C. S., Kelvin Chen W.S., Janak Singh, Jayakrishnan Chandrappan, John H. Lau, Yingshun Xu</i>	
Long Time Reliability of Cu Wire on Substrates with Al Based Metallisations	951
<i>E. Milke, T. Mueller</i>	
Reliability Results of 0.8 mil Fine Pitch Copper Wire Bonding on Immersion Gold Plated Pad for Copper Low-k Devices	957
<i>Leong Ching Wai, Xiaowu Zhang, V. Kripesh, C. S. Premachandran, S.C. Chong, Ying Ying Liu, J. Madhukumar, Vempati Rao Srinivas, PP, Thaw, MJ Jong, John H. Lau, Sandy Wang, CK Foo, ML Thew, EPP Myo, WL Teo</i>	
Focused Heat Treatment after Bonding for Cu Wire Bond Reliability Improvement	965
<i>Yow Kai Yun, Eu Poh Leng</i>	
Key Factors in Cu Wire Bonding Reliability: Remnant Aluminum and Cu/Al IMC Thickness	971
<i>J. Premkumar, B. Senthil Kumar, M. Madhu, M. Sivakumar, K. Y. James Song, Y. M. Wong</i>	
Stack Bonding Technique using Heavy Aluminum Ribbon Wires	976
<i>Erwin Ian V. Almagro, Honorio T. Granada</i>	
Process Development for Realization of Embedded Structures in Multi-Layer Ceramics Platform using Carbon Fugitive Material	982
<i>Y M Tan, L E Khoong, Y C Lam, S C Tan, R Paramasivam</i>	
Embedded High-k Thin Film Capacitor in Organic Package	988
<i>Hironori Tanaka, Takashi Kariya Hiroyasu Nagata, Kazuhiro Yoshikawa, Keisuke Shimizu, Hidetoshi Noguchi, Shinobu Kato</i>	
Embedded Wafer Level Ball Grid Array (eWLB)	994
<i>T. Meyer, G. Ofner, S. Bradl, M. Brunnbauer, R. Hagen</i>	
Chip In Wafer for Integrated System	999
<i>Jean-Charles Sourtau, Marie-Emmanuelle Faivre, Nicolas Sillon</i>	

Investigation of ESD Performance in Silicon Integrated Passive Devices	1005
<i>Yaojian Lin, M. Pandi Chelvam, Kai Liu, Robert C. Frye</i>	
Band Pass Filter Design and Optimization on High-Resistivity Silicon for 5GHz RF Front End Receiver	1011
<i>Zhou Jinchang, Xiao Xianghua, Liu Shiguo, Kunio Nagaya, Yoshitake Tsuchiya, Yasuhiko Mano, Khoo Yee Mong, Li Hongyu</i>	
Electrical Characterization of Interconnect in High-Performance BGA Packages	1018
<i>Weiliang Yuan, Chuen Kiang Wang, Wenhui Zhu, Guang Zhao</i>	
Package Design Optimization for Electrical Performance of a Power Module using Finite Element Analysis	1023
<i>Erwin Ian V. Almagro, Seung-Han Paek, Taek-Keun Lee</i>	
Physical Model Extracting of Spiral Inductor on Glass Substrate	1028
<i>Sung-Mao Wu, Yu-Che Tai, Chi-Chang Lai, Wang-Yu Lin, Shang-Wei Guan</i>	
Electromagnetic Environment of UHF-RFID	1034
<i>Song Li, Xue-tao Weng</i>	
FCPBGA with SOP Pad Finishing: A Study of Lead-Free Solder Ball Attach Improvement	1040
<i>Eu Poh Leng, Wong Tzu Ling, Nowshad Amin, Ibrahim Ahmad</i>	
The Superior Drop Test Performance of SAC-Ti Solders and its Mechanism	1046
<i>Weiping Liu, Paul Bachorik, Ning-Cheng Lee</i>	
Transmission Electron Microscopy of Spontaneous Tin (Sn) Whisker Growth under High Temperature/Humidity Storage	1054
<i>H. Sosiati, N. Hirokado, N. Kuwano, Y. Ohno</i>	
The Whisker Mitigation Efficiency of Ni Underlayer for IC Packaging on Board	1060
<i>Jeffrey ChangBing Lee</i>	
Fracture Toughness Assessment of a Solder Joint using Double Cantilever Beam Specimens	1066
<i>Puay Chen Lee Adeline, Zan Xuan Lim, Natalia Yantara, Shane Loo, Tong Yan Tee, Cher Ming Tan, Zhong Chen</i>	
Effect of SAC Alloy Composition on Drop and Temp cycle Reliability of BGA with NiAu Pad Finish	1074
<i>Witoon Kittidacha, Adirorn Kanjanavikat, Karntida Vattananiyom</i>	
Board Level Dynamic Response and Solder Ball Joint Reliability Analysis under Drop Impact Test with Various Impact Orientations	1080
<i>Z.J. Xu, T.X. Yu</i>	
Advanced Analysis of WLCSP Copper Interconnect Reliability under Board Level Drop Test	1086
<i>Tong Yan Tee, Long Bin Tan, Rex Anderson, Hun Shen Ng, Jim Hee Low, Choong Peng Khoo, Robert Moody, Boyd Rogers</i>	
Study on Board Level Drop Reliability of Wafer Level Chip Scale Package with Leadfree Solder	1096
<i>Zhang Xueren, Zhu Wenhui, Poh Edith, Tan Hien Boon</i>	
A Comprehensive Test Method for Bridging the Gap between Product and Board Level Drop Tests	1102
<i>S.K.W. Seah, E.H. Wong, C.S. Selvanayagam, J.F.J.M. Caers, W.D.v. Driel, N. Owens, Y.-S. Lai</i>	
Development of Performance Characterization Methods for Optoelectronic Circuit Boards	1108
<i>Jayakrishnan Chandrappan, Haridas Kuruveettil, Tan Chee Wei, Calvin Teo Wei Liang, Pamidighantam V Ramana, Kenji Suzuki, Tsiyoshi Shioda, John Lau</i>	

Optimization and Characterization of Flexible Polymeric Optical Waveguide Fabrication Process for Fully Embedded Board-level Optical Interconnects	1114
<i>Lim Li Shiah, Calvin Teo, Hong Lor Yee, Tan Chee Wei, Joey Chai, Yap Guan Jie, Lim Teck Guan, P.V. Ramana, IJohn H. Lau, Raymond Chang, Henry Chang, Tom Tang, Steve Chiang, David Cheng, T. J. Tseng</i>	
Fabrication and Optimization of the 45° Mirco-mirrors for 3-D Optical Interconnections	1121
<i>Calvin Teo Wei Liang, Hong Lor Yee, Lim Li Shiah, Tan Chee Wei, Joey Chai Yi Yoon, Yap Guan Jie, Lim Teck Guan, P.V. Ramana, John H. Lau, Raymond Chang, Tom Tang, Steve Chiang, David Cheng, T. J. Tseng</i>	
Electrical Interconnect Design Optimization for Fully Embedded Board-level Optical Interconnects	1126
<i>Joey Yi Yoon Chai, Guan Jie Yap, Teck Guan Lim, Chee Wei Tan, Yee Mong Khoo, Calvin Wei Liang Teo, Li Shiah Lim, Hong Lor Yee, P.V. Ramana, John Lau, Raymond Chang, Tom Tang, Henry Chang, Steve Chiang, David Cheng, T. J Tseng</i>	
Microdot Epoxy Stamping Process Qualification for Substrate Based Optocoupler BGA Packaging.....	1131
<i>Emmanuel Livelo, Rveen Pierangelo V Rojas</i>	
A New Algorithm for EM Analysis Considering Multiple Driving Forces Mechanism.....	1137
<i>Lihua Liang, Yuanxiang zhang, Xuefan Chen</i>	
Enhancing Sn-Ag Solder Joints Electromigration Lifetime via the Under-Bump-Metallization Structure Design	1144
<i>Hsiao-Yun Chen, Chih Chen</i>	
The Multiple Temperature Heater Platforms for Solder Electromigration Test Conducted at Room Temperature.....	1148
<i>Yuejin Hou, Cher Ming Tan</i>	
Effect of Passivation Opening on Electromigration in Eutectic SnPb Solder Joints.....	1154
<i>F. J. Shen, Chih Chen</i>	
Electromigration Reliability with Respect to Cu Content in Solder Joint System	1160
<i>Yi-Shao Lai, Jenn-Ming Song</i>	
Interface Investigations and Modeling of Heavy Wire Bonds on Power Semiconductors for End of Life Determination.....	1164
<i>Klaus-Dieter Lang, J. Goehre, M. Schneider-Ramelow</i>	
Design for Cyclic Bending Reliability of Large PBGA Assembly using Experimental and Numerical Methods	1171
<i>Fa Xing CHE, Daniel YAP, Jing En Luan, Kim Yong GOH, Yi Yi MA</i>	
Vibration Analysis of a Simply Supported PCB with a Component– An Analytical Approach.....	1178
<i>Banu Aytekin, H. Nevzat Özgüven</i>	
Copper-Pillar Bump-Joint Thermo-Mechanical and Thermal Modeling for Flip-Chip Packages.....	1184
<i>Rathin Mandal, Y C Mui</i>	
A Physics-of-Failure based Prognostic Method for Power Modules	1190
<i>C. Y. Yin, H. Lu, M. Musallam, C. Bailey, C. M. Johnson</i>	
An Experimental Result on the Effect of Bypass Capacitance in Load Board for Semiconductor's Speed Testing.....	1196
<i>S.M.Low, M.Phoon, A.Suffian, Johan</i>	

Yield Study of Inline Package on Package (PoP) Assembly	1202
<i>Dongji Xie, David Geiger, Dongkai Shangguan</i>	
Increasing IC Leadframe Package Reliability	1209
<i>Dan Hart, Bruce Lee, John Ganjei</i>	
Failure Mechanism and Solution Study of IC Wire Bond Heel Crack On Leadframe	1214
<i>Meijiang Song, Jinzhong Yao, Yongsheng Lu</i>	
Development of Optical Subassembly for Plastic Optical Fiber in High Speed Applications	1220
<i>Zhang Jing, Pamidighantam V Ramana, Jayakrishnan Chandrappan, Tan Chee Wei, Chai Yi Yoon, Teo Wei Liang, John H. Lau, Philbert Oliver Gomex, Wang Ting, V.M.Ramkumar</i>	
Tolerance Improvement for Organic Embedded Passive RF Module Substrate	1226
<i>Taeui Kim, Hingwon Kim, KyungO Kim, Jinsoo Jung, Taesung Jung, Sung Yi</i>	
Cracking Phenomena on Flexible-Rigid Interfaces in PWBs under Thermo Cycling Loading	1231
<i>L. Arruda, , R. Bonadiman, J. Costa, T. Reinikainen</i>	
Importance of Proper Return Paths for the HDI Boards	1235
<i>Y. Praveen Kumar, Delino Julius, Srinivas Modekurty</i>	
Low Power Noise Multilayer PCB with Discrete Decoupling Capacitors Inside	1241
<i>Ki-Jae Song, Jongmin Kim, Jongwoon Yoo, Wansoo Nah, Jaeil Lee, Hyunseop Sim</i>	
New Approach for Wafer Level Crystal Unit Package	1247
<i>Tae Hoon Kim, Jong Yeol Jeon, Yun Pyo Kwak, Ju Pyo Hong, Tae Ho Kim, Eun Jung Lim, Jang Ho Park, Seog Moon Choi, Sung Yi</i>	
Dicing Saw Process Study on Wafer Which has Thick Aluminum Pads on the Scribe Street	1253
<i>JunHua Luo, Ting Li, JinZhong Yao</i>	
Novel Approaches to Current BGA Packaging Challenges	1258
<i>ChangGyun Ryu, Jackson Hsu, Lito Mendoza, Au Capuz, Jaycie Caguia, Hansen Sy, Rick Lathrop</i>	
Impact of the CMP Process on the Multilevel Stack Mechanical Reliability	1264
<i>S. Moreau, J.-C. Barbé, P. Leduc, S. Maitrejean, G. Passemard</i>	
Evaluation of Stresses in Thin Device Wafer using Piezoresistive Stress Sensor	1270
<i>Aditya Kumar, Xiaowu Zhang, Q. X. Zhang, M. C. Jong, G.B. Huang, L. W. S. Vincent, V. Kripesh, C. Lee, John H. Lau, D. L. Kwong, V. Sundaram, Rao R. Tummula, G. Meyer-Berg</i>	
Multi-stacks Anodic Bonding Using Two Electrodes and Its Application in Sealing Alkali Metal	1277
<i>Zhang Tingkai, Zhang Honghai, Gan Zhiyin</i>	
C2W Bonding Method for MEMS Applications	1283
<i>Chen Wei Sheng Kelvin, C.S.Premachandran, , Choi Won Kyoung, Ong Siong Chiew Xie Ling, Ahmad Khairyanto Bin, Ratmin, Myo Ei Pa Pa, John Lau</i>	
Thermo-mechanical and Piezoelectric Modeling of PZT Actuated μ-mirror Device	1288
<i>A. Matin, D. Akai, M. Hanebuchi, T. Kawano, K. Sawada, M. Ishida</i>	
Process Development and Reliability Evaluation of Electrically Conductive Adhesives (ECA) for Low Temperature SMT Assembly	1295
<i>Jenson Lee, Jonas Sjoberg, Daniel T. Rooney, David A. Geiger, Dongkai Shangguan</i>	
Temporary Bonding and DeBonding Enabling TSV Formation and 3D Integration for Ultra-thin Wafers	1301
<i>Stefan Pargfrieder, Paul Kettner, Mark Privett, Jack Ting</i>	
Stacking Technique of Known Good Rebuilt Wafers without Thru-Silicon via Commercial Applications	1306
<i>Christian Val, Pascal Couderc, Nadia Boulay</i>	

A Novel Anisotropic Conductive Film (ACF) Bonding Method using Vertical Ultrasonic Vibration	1311
<i>Kiwon Lee, Hyoung-Joon Kim, Kyung-Wook Paik</i>	
Process and Reliability of Copper Column Flexible Flip Chip Connection (F2C2)	1316
<i>Ta-Hsuan Lin, Frank Andros, Susan Lu, Bahgat Sammakia</i>	
Cu Bumping Characterization of Bond Pad and Underlying Structures and its Impact to Cratering	1321
<i>Emmanuel Livelo, Inocentes C. Ansay</i>	
Investigation of Wall-Slip Effect on Paste Release Characteristic in Flip Chip Stencil Printing Process	1328
<i>R.Durairaj, S. Mallik, A.Seman, A. Marks, N.N.Ekere</i>	
Reliability Characterization of Ni-based Microinsert Interconnections for Flip Chip Die on Wafer Attachment and their Evaluation in Multichip SIMCARD Prototype	1334
<i>Herve Boutry, Jean-Charles Souriau, Jean Brun, Rémi Franiatte, Antoine Nowodzinski, Nicolas Sillon</i>	
Enabling In-line Flip Chip Process – A Novel Interconnect Technique of Flipchip Discrete Packaging	1340
<i>Emmanuel Livelo, Michelle Lyn Guillermo</i>	
A Numerical Simulation Study of Wetting and Bridging of SnAgCu Solder Liquid	1347
<i>Lei Zhang, Dong Wang, Weiping Tong</i>	
Lead-Free Soldering Technique by using Medium-Frequency Electromagnetic Field	1351
<i>Hongbo Xu, Mingyu Li, Jongmyung Kim, Daewon Kim</i>	
Metallurgical Perspective on Alloying Modification of Sn-Ag-Cu Solders	1358
<i>Jenn-Ming Song, Li-Wei Lin, Ning-Cheng Lee, Yi-Shao Lai, Ying-Ta Chiu</i>	
Reliability Assessment of Lead-Free Universal Solder for Direct Bonding in Power Electronics Packaging	1364
<i>Dimeji Ibitayo, Lauren Everhart, Mark Morgenstern, Bruce R. Geil, James W. Mitchell</i>	
Effect of Impact Rate on the Strength of Lead-free Solder Joints	1369
<i>Y. L. Huang, K. L. Lin, D. S. Liu</i>	
Study of Sn-Bi-Cu Lead-free Solder	1375
<i>Xu-jun, Hu-qiang, He hui-jun, Zhang fu-wen, Zhao zhao-hui</i>	
Analysis of the Vertical Electromagnetic Bandgap Structures in the Power Distribution Network for the Multi-layer Printed Circuit Board	1381
<i>Jeongsik Yoo, Jongbae Park, Hyunjeong Park, Junchul Kim, Yujeong Shim, Taigon Song, Joungho Kim</i>	
Design of a 3-D SiP for T-DMB with Improvement of Sensitivity and Noise Isolation	1387
<i>Jiwoo Pak, Myunghyun Ha, Jaemin Kim, Donghee Kang, Ho Choi, Seyoung Kwon, Keunsoo La, Joungho Kim</i>	
Electrical Characterization of 3D Interconnection Structures up to Millimeter Wave Frequencies	1393
<i>M. Wojnowski, G. Sommer, A. Klumpp, W. Weber</i>	
Novel Method for Modeling IBIS4.2 Four-Level Hysteresis Behavior in an Analog Simulator	1403
<i>Yasser M. Sabry, Ahmed H. Hareedy, Mohamed A. Selim</i>	
RF Transceiver Circuit Technology Based Wireless Interconnects for Inter- and Intra-Chip Communication System	1409
<i>Cheng Tao, Peltonen Teemu, Tjukanoff Esa, Hannu Tenhunen</i>	

Core Excitation Modeling Methodology for Efficient Power Delivery Analysis	1415
<i>Fern Nee Tan, Sze Geat Pang, Dhinesh Sasidaran, Chee Siong Lee, Jin Sean Lim, Poey Ling Ooi, Lee Kee Yong</i>	
Mold Compound Properties for Low Warpage Array Packages	1421
<i>Tanweer Ahsan, Hao Tang</i>	
Dielectric Properties of PCB Embedded Bismuth-Zinc-Niobium Films Prepared by RF Magnetron Sputtering	1427
<i>Seung Eun Lee, Jung Won Lee, Byung Ik Song, Inhyung Lee, Yul Kyo Chung</i>	
Flexible High Performance Capacitor on Soft Elastic Material	1431
<i>H. Y. Li, L. F. Cheow, T. T. Chua, H. M. Chua, G. Q. Lo</i>	
Role of CAD Post-Processing in a Quality Tool for Low Volume High-Complexity Electronics Manufacture	1436
<i>D. Segura Velandia, R. Monfared, A. A. West, P. P. Conway, D. C. Whalley, L. A. M. Huertas Quintero</i>	
Pressure Induced Tin Whisker Formation on SnCu Finish by Nanoindentation Creep	1442
<i>Tadahiro Shibutani, Qiang Yu</i>	
In-situ Non-destructive Ultrasonic Rheology Technique for Monitoring Different Lead-free Solder Pastes for Surface Mount Applications	1448
<i>A.Seman, N.N.Ekere, S.J.Ashenden, S.Mallik, A.E.Marks</i>	
Multi-Level Approach to Thermal Modeling of Electronic Components with Numerous Fine Features	1455
<i>K.S. Tan, K.C. Toh, C.H. Lin, H.Y. Zhang</i>	
Technical Review of Characterization Methods for Thermal Interface Materials (TIM)	1461
<i>Nitin Goel, A. Bhattacharya, Joseph A. Cervantes, Rajiv K. Mongia, Sridhar V. Machiroutu, Hau-Lan Lin, Ya-Chi Huang, Kuang-Cheng Fan, Bar-Long Deng, Chen-Hua Liu, Chun-Hung Lin, Chi-Wei Tien, Jenq-Haur Pan</i>	
Thermal Characterizations of Solid Thermal Interface Materials	1472
<i>Hengyun Zhang, Y.C. Mui, Poh-Eng Tan, Soon-Hwa Ng</i>	
Evaluation of Thermal Resistance of TIMs in Functional Packages using a Thermal Transient Method	1479
<i>Sivanand Somasundaram, A. A. O. Tay, Ravi Kandasamy</i>	
Evaluation of Thermal Characteristics of Board-level High Performance Flip-chip Package Equipped with Vapor Chamber as Heat Spreader	1486
<i>Tong Hong Wang, Chang-Chi Lee, Rong-Tai Liu, Yi-Shao Lai, Chang-Lin Yeh</i>	
Development of an Apparatus to Diagnose Electronic Instruments from External Thermal Measurements	1491
<i>H. Moon, W. Nakayma, S.H. Jung, I. Bajracharya, S.K. Lee</i>	

Author Index