

2008
Proceedings of the
41st Annual IEEE/ACM
International Symposium
on Microarchitecture

MICRO-41

November 8-12, 2008
Lake Como, Italy

Table of Contents

Keynotes

Microarchitecture in the System-level Integration Era	i
<i>Charles R. Moore</i>	
Architectures and Algorithms for Millisecond-Scale Molecular Dynamics Simulations of Proteins	ii
<i>David E. Shaw</i>	

Session 1P: Instruction-Level Parallelism

Temporal Instruction Fetch Streaming	1
<i>Michael Ferdman, Thomas F. Wenisch, Anastasia Ailamaki, Babak Falsafi and Andreas Moshovos</i>	
A Distributed Processor State Management Architecture for Large-Window Processors	11
<i>Isidro González, Marco Galluzzi, Alex Veindenbaum, Marco A. Ramírez, Adrián Cristal and Mateo Valero</i>	
Strategies for Mapping Dataflow Blocks to Distributed Hardware	23
<i>Behnam Robatmili, Katherine E. Coons, Doug Burger and Kathryn S. McKinley</i>	

Session 2P: Cache Coherence and Cache Modeling

Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence	35
<i>Natalie D. Enright Jerger, Li-Shiuan Peh and Mikko H. Lipasti</i>	
Token Tenure: PATCHing Token Counting Using Directory-Based Cache Coherence	47
<i>Arun Raghavan, Colin Blundell and Milo M. K. Martin</i>	
Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs	59
<i>Xi E. Chen and Tor M. Aamodt</i>	

Session 3P: Cache Architectures for Security and Availability

Implementing High Availability Memory with a Duplication Cache	71
<i>Nidhi Aggarwal, James E. Smith, Kewal K. Saluja, Norman P. Jouppi and Parthasarathy Ranganathan</i>	
A Novel Cache Architecture with Enhanced Performance and Security	83
<i>Zhenghong Wang and Ruby B. Lee</i>	
A Small Cache of Large Ranges: Hardware Methods for Efficiently Searching, Storing, and Updating Big Dataflow Tags	94
<i>Mohit Tiwari, Banit Agrawal, Shashidhar Mysore, Jonathan Valamehr and Timothy Sherwood</i>	

Session 4A: Reliability, Availability, Security

SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits	106
<i>Vikas R. Vasisht and HsienHsin S. Lee</i>	

Testudo: Heavyweight Security Analysis via Statistical Sampling	117
<i>Joseph L. Greathouse, Ilya Wagner, David A. Ramos, Gautam Bhatnagar, Todd Austin, Valeria Bertacco and Seth Pettie</i>	
Facelift: Hiding and Slowing Down Aging in Multicores	129
<i>Abhishek Tiwari and Josep Torrellas</i>	
The StageNet Fabric for Constructing Resilient Multicore Systems	141
<i>Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason Blome and Scott Mahlke</i>	
Session 4B: Embedded and Special Purpose Architectures	
From SODA to Scotch: The Evolution of a Wireless Baseband Processor	152
<i>Mark Woh, Yuan Lin, Sangwon Seo, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, Richard Bruce, Danny Kershaw, Alastair Reid, Mladen Wilder and Krisztian Flautner</i>	
Tradeoffs in Designing Accelerator Architectures for Visual Computing	164
<i>Aqeel Mahesri, Daniel Johnson, Neal Crago and Sanjay J. Patel</i>	
Toward A Multicore Architecture for Real-time Ray-tracing	176
<i>Venkatraman Govindaraju, Peter Djeu, Karthikeyan Sankaralingam, Mary Vernon and William R. Mark</i>	
Power to the People: Leveraging Human Physiological Traits to Control Microprocessor Frequency	188
<i>Alex Shye, Yan Pan, Ben Scholbrock, J. Scott Miller, Gokhan Memik, Peter A. Dinda and Robert P. Dick</i>	
Session 5A: Memory and Cache Architectures	
Prefetch-Aware DRAM Controllers	200
<i>Chang Joo Lee, Onur Mutlu, Veynu Narasiman and Yale N. Patt</i>	
Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency	210
<i>Hongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gorbatov, Howard David and Zhichun Zhu</i>	
Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency	222
<i>Haiming Liu, Michael Ferdman, Jaehyuk Huh and Doug Burger</i>	
Session 5B: Transactions and Runtime Systems	
Notary: Hardware Techniques to Enhance Signatures	234
<i>Luke Yen, Stark C. Draper and Mark D. Hill</i>	
Dependence-Aware Transactional Memory for Increased Concurrency	246
<i>Hany E. Ramadan, Christopher J. Rossbach and Emmett Witchel</i>	
Reducing the Harmful Effects of Last-Level Cache Polluters with an OS-Level, Software-Only Pollute Buffer	258
<i>Livio Soares, David Tam and Michael Stumm</i>	
Session 6A: Modeling, Simulation and Verification	
CPR: Composable Performance Regression for Scalable Multiprocessor Models	270
<i>Benjamin C. Lee, Jamison Collins, Hong Wang and David Brooks</i>	
Online Design Bug Detection: RTL Analysis, Flexible Mechanisms, and Evaluation	282
<i>Kypros Constantinides, Onur Mutlu and Todd Austin</i>	

Verification of Chip Multiprocessor Memory Systems Using A Relaxed Scoreboard	294
<i>Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin Firoozshahian, Stephen Richardson and Mark Horowitz</i>	

Session 6B: Multicore and Multithreading

A Performance-Correctness Explicitly-Decoupled Architecture	306
<i>Alok Garg and Michael C. Huang</i>	
Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach	318
<i>Ramazan Bitirgen, Engin İpek and José F. Martínez</i>	
Copy Or Discard Execution Model For Speculative Parallelization On Multicores	330
<i>Chen Tian, Min Feng, Vijay Nagarajan and Rajiv Gupta</i>	

Session 7A: Interconnects

Token Flow Control	342
<i>Amit Kumar, Li-Shiuan Peh and Niraj K. Jha</i>	
Adaptive Data Compression for High-Performance Low-Power On-Chip Networks	354
<i>Yuho Jin, Ki Hwan Yum and Eun Jung Kim</i>	
Efficient Unicast and Multicast Support for CMPs	364
<i>Samuel Rodrigo, José Flich, José Duato and Mark Hummel</i>	
Power Reduction of CMP Communication Networks via RF-Interconnects	376
<i>M-C. Frank Chang, Jason Cong, Adam Kaplan, Chunyue Liu, Mishali Naik, Jagannath Premkumar, Glenn Reinman, Eran Socher and Sai-Wang Tam</i>	

Session 7B: Process Variation

Evaluating the Effects of Cache Redundancy on Profit	388
<i>Abhishek Das, Berkin Ozisikyilmaz, Serkan Ozdemir, Gokhan Memik, Joseph Zambreno and Alok Choudhary</i>	
NBTI Tolerant Microarchitecture Design in the Presence of Process Variation	399
<i>Xin Fu, Tao Li and José Fortes</i>	
Shapeshifter: Dynamically Changing Pipeline Width and Speed to Address Process Variations	411
<i>Eric Chun, Zeshan Chishti and T. N. Vijaykumar</i>	
EVAL: Utilizing Processors with Variation-Induced Timing Errors	423
<i>Smruti Sarangi, Brian Greskamp, Abhishek Tiwari and Josep Torrellas</i>	

Session 8P: Circuits and Microarchitectures

Microarchitecture Soft Error Vulnerability Characterization and Mitigation under 3D Integration Technology	435
<i>Wangyuan Zhang and Tao Li</i>	
Low-Power, High-Performance Analog Neural Branch Prediction	447
<i>Renée St. Amant, Daniel A. Jiménez and Doug Burger</i>	

Reconfigurable Energy Efficient Near Threshold Cache Architectures	459
<i>Ronald G. Dreslinski, Gregory K. Chen, Trevor Mudge, David Blaauw, Dennis Sylvester and Krisztian Flautner</i>	
Author Index	471